Datasheet > PALCE16V8Q-10PI

PALCE16V8Q-10PI

更新时间： 2024-02-06 18:35:52

品牌	Logo	应用领域
超微 - AMD		/
页数	文件大小	规格书
26页	221K
描述
EE CMOS 20-Pin Universal Programmable Array Logic

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

PALCE16V8Q-10PI 技术参数

生命周期：	Obsolete	Reach Compliance Code：	unknown
风险等级：	5.64	Is Samacsys：	N
最大时钟频率：	71.4 MHz	JESD-30 代码：	R-PDIP-T20
专用输入次数：	10	I/O 线路数量：	8
端子数量：	20	最高工作温度：	70 °C
最低工作温度：		组织：	10 DEDICATED INPUTS, 8 I/O
输出函数：	MACROCELL	封装主体材料：	PLASTIC/EPOXY
封装形状：	RECTANGULAR	封装形式：	IN-LINE
可编程逻辑类型：	EE PLD	传播延迟：	10 ns
认证状态：	Not Qualified	标称供电电压：	5 V
表面贴装：	NO	技术：	CMOS
温度等级：	COMMERCIAL	端子形式：	THROUGH-HOLE
端子位置：	DUAL	Base Number Matches：	1

PALCE16V8Q-10PI 数据手册

FINAL

COM’L: H-5/7/10/15/25, Q-10/15/25

IND: H-10/15/25, Q-20/25

PALCE16V8 Family

EE CMOS 20-Pin Universal Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

■ Pin and function compatible with all 20-pin

■ Programmable output polarity

GAL devices

■ Programmable enable/disable control

■ Preloadable output registers for testability

■ Automatic register reset on power up

■ Electrically erasable CMOS technology

provides reconfigurable logic and full

testability

■ Cost-effective 20-pin plastic DIP, PLCC, and

■ High-speed CMOS technology

SOIC packages

— 5-ns propagation delay for “-5” version

— 7.5-ns propagation delay for “-7” version

■ Extensive third-party software and programmer

support through FusionPLD partners

■ Direct plug-in replacement for the PAL16R8

■ Fully tested for 100% programming and

series and most of the PAL10H8 series

functional yields and high reliability

■ Outputs programmable as registered or

■ 5 ns version utilizes a split leadframe for

combinatorial in any combination

improved performance

■ Peripheral Component Interconnect (PCI)

compliant

GENERAL DESCRIPTION

The PALCE16V8 is an advanced PAL device built with

low-power, high-speed, electrically-erasable CMOS

technology. It is functionally compatible with all 20-pin

GALdevices. Themacrocellsprovideauniversaldevice

architecture. The PALCE16V8 will directly replace the

PAL16R8 and PAL10H8 series devices, with the excep-

tion of the PAL16C1.

The fixed OR array allows up to eight data product terms

per output for logic functions. The sum of these products

feeds the output macrocell. Each macrocell can be pro-

grammed as registered or combinatorial with an active-

high or active-low output. The output configuration is

determined by two global bits and one local bit

controlling four multiplexers in each macrocell.

The PALCE16V8 utilizes the familiar sum-of-products

(AND/OR) architecture that allows users to implement

complex logic functions easily and efficiently. Multiple

levels of combinatorial logic can always be reduced to

sum-of-products form, taking advantage of the very

wide input gates available in PAL devices. The equa-

tions are programmed into the device through floating-

gate cells in the AND logic array that can be erased

electrically.

AMD’s FusionPLD program allows PALCE16V8 de-

signs to be implemented using a wide variety of popular

industry-standard design tools. By working closely with

the FusionPLD partners, AMD certifies that the tools

provideaccurate, qualitysupport. Byensuringthatthird-

party tools are available, costs are lowered because a

designer does not have to buy a complete set of new

tools for each device. The FusionPLD program also

greatly reduces design time since a designer can use a

tool that is already installed and familiar.

Publication# 16493 Rev. D Amendment/0

Issue Date: February 1996

2-36

12 3 4 5 6 7...26

下载PDF

与PALCE16V8Q-10PI相关器件

型号	品牌	描述	获取价格	数据表
PALCE16V8Q-10PI4	AMD	EE CMOS 20-Pin Universal Programmable Array Logic	获取价格
PALCE16V8Q-10PI5	AMD	EE CMOS 20-Pin Universal Programmable Array Logic	获取价格
PALCE16V8Q-10SC	AMD	EE CMOS 20-Pin Universal Programmable Array Logic	获取价格
PALCE16V8Q-10SC/5	ETC	Electrically-Erasable PLD	获取价格
PALCE16V8Q-10SC4	AMD	EE CMOS 20-Pin Universal Programmable Array Logic	获取价格
PALCE16V8Q-10SC5	AMD	EE CMOS 20-Pin Universal Programmable Array Logic	获取价格

与PALCE16V8Q-10PI相关文章

PCF8574资料解读：主要参数分析、引脚说明
2024-05-21

7
AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
2024-05-21

6
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
2024-05-21

9
一文带你了解压敏电阻器在直流电路中的过压保护作用
2024-05-21

5

产品中心

服务支持

精选活动

关于我们

帮助中心

PALCE16V8Q-10PI

PALCE16V8Q-10PI 技术参数

PALCE16V8Q-10PI 数据手册

与PALCE16V8Q-10PI相关器件

与PALCE16V8Q-10PI相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PALCE16V8Q-10PI

PALCE16V8Q-10PI 技术参数

PALCE16V8Q-10PI 数据手册

与PALCE16V8Q-10PI相关器件

与PALCE16V8Q-10PI相关文章

您还可以找

您在本页遇到什么问题？