5秒后页面跳转
PALCE16V8Q-15JC/4 PDF预览

PALCE16V8Q-15JC/4

更新时间: 2024-01-03 22:14:12
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件输出元件输入元件时钟
页数 文件大小 规格书
32页 611K
描述
EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic

PALCE16V8Q-15JC/4 技术参数

生命周期:Active零件包装代码:QLCC
包装说明:QCCJ,针数:20
Reach Compliance Code:unknown风险等级:5.64
Is Samacsys:N最大时钟频率:45.5 MHz
JESD-30 代码:S-PQCC-J20长度:8.9662 mm
专用输入次数:8I/O 线路数量:8
端子数量:20最高工作温度:75 °C
最低工作温度:组织:8 DEDICATED INPUTS, 8 I/O
输出函数:MACROCELL封装主体材料:PLASTIC/EPOXY
封装代码:QCCJ封装形状:SQUARE
封装形式:CHIP CARRIER可编程逻辑类型:EE PLD
传播延迟:15 ns认证状态:COMMERCIAL
座面最大高度:4.572 mm最大供电电压:5.25 V
最小供电电压:4.75 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL EXTENDED端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:8.9662 mmBase Number Matches:1

PALCE16V8Q-15JC/4 数据手册

 浏览型号PALCE16V8Q-15JC/4的Datasheet PDF文件第2页浏览型号PALCE16V8Q-15JC/4的Datasheet PDF文件第3页浏览型号PALCE16V8Q-15JC/4的Datasheet PDF文件第4页浏览型号PALCE16V8Q-15JC/4的Datasheet PDF文件第5页浏览型号PALCE16V8Q-15JC/4的Datasheet PDF文件第6页浏览型号PALCE16V8Q-15JC/4的Datasheet PDF文件第7页 
PALCE16V8  
COML:H-5/7/10/15/25, Q-10/15/25 IND:H-10/15/25, Q-20/25  
IND:-12/15/25  
PALCE16V8Z COML:-25  
PALCE16V8 and PALCE16V8Z Families  
EE CMOS (Zero-Power) 20-Pin Universal  
Programmable Array Logic  
DISTINCTIVE CHARACTERISTICS  
®
  Pin and function compatible w ith all 20-pin PAL devices  
  Electrically erasable CMOS technology provides reconfigurable logic and full testability  
  High-speed CMOS technology  
— 5-ns propagation delay for “-5” version  
— 7.5-ns propagation delay for “-7” version  
  Direct plug-in replacement for the PAL16R8 series  
  Outputs programmable as registered or combinatorial in any combination  
  Peripheral Component Interconnect (PCI) compliant  
  Programmable output polarity  
  Programmable enable/disable control  
  Preloadable output registers for testability  
  Automatic register reset on pow er up  
  Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages  
  Extensive third-party softw are and programmer support  
  Fully tested for 100% programming and functional yields and high reliability  
  5-ns version utilizes a split leadframe for improved performance  
GENERAL DESCRIPTION  
The PALCE16V8 is an advanced PAL device built with low-power, high-speed, electrically-  
erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The  
macrocells provide a universal device architecture. The PALCE16V8 will directly replace the  
PAL16R8, with the exception of the PAL16C1.  
The PALCE16V8Z provides zero standby power and high speed. At 30-µA maximum standby  
current, the PALCE16V8Z allows battery-powered operation for an extended period.  
The PALCE16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to  
implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic  
can always be reduced to sum-of-products form, taking advantage of the very wide input gates  
available in PAL devices. The equations are programmed into the device through floating-gate  
cells in the AND logic array that can be erased electrically.  
The fixed OR array allows up to eight data product terms per output for logic functions. The  
sum of these products feeds the output macrocell. Each macrocell can be programmed as  
registered or combinatorial with an active-high or active-low output. The output configuration  
is determined by two global bits and one local bit controlling four multiplexers in each  
macrocell.  
Publication# 1 6493  
Amendment/0  
Rev: F  
Issue Date: September 2000  

与PALCE16V8Q-15JC/4相关器件

型号 品牌 描述 获取价格 数据表
PALCE16V8Q-15JC4 AMD EE CMOS 20-Pin Universal Programmable Array Logic

获取价格

PALCE16V8Q-15JC5 AMD EE CMOS 20-Pin Universal Programmable Array Logic

获取价格

PALCE16V8Q-15JI AMD EE CMOS 20-Pin Universal Programmable Array Logic

获取价格

PALCE16V8Q-15JI/4 LATTICE EE PLD, 15ns, CMOS, PQCC20,

获取价格

PALCE16V8Q-15JI4 AMD EE CMOS 20-Pin Universal Programmable Array Logic

获取价格

PALCE16V8Q-15JI5 AMD EE CMOS 20-Pin Universal Programmable Array Logic

获取价格