Figure 1. Operational Amplifier Protection
Input Differential Voltage limited to 0.8V (typ) by JPADs D1 and D2. Common
Mode Input voltage limited by JPADs D3 and D4 to ±15V.
Figure 2. Sample and Hold Circuit
Typical Sample and Hold circuit with clipping. JPAD diodes reduce offset
voltages fed capacitively from the JFET switch gate.
FIGURE 1
FIGURE 2
+V -V
+V
JPAD5
D1
JPAD20
D2
-
2N4117A
D1
D3
D2
D4
OP-27
+
2N4393
ein
CONTROL
SIGNAL
C
VOUT
R
+15V -15V
SOT-23
TO-92
TO-72
0.175
0.195
0.130
0.155
Three Lead
0.89
1.03
0.230
0.37
0.51
DIA.
0.045
0.060
1
3
2
0.195
0.209
DIA.
0.175
1.78
2.05
2.80
3.04
LS XXX
YYWW
0.170
0.195
0.030
MAX.
0.150
0.115
1.20
1.40
2.10
2.64
3 LEADS
0.500 MIN.
0.050
0.89
1.12
0.019
0.016
DIA.
0.014
0.020
0.016
0.022
0.500
0.610
0.085
0.180
0.100
0.013
0.100
0.55
1
2
DIMENSIONS IN
MILLIMETERS
1
2
3
0.095
0.105
DIMENSIONS
IN INCHES.
45°
0.046
0.036
0.048
0.028
1. Absolute maximum ratings are limiting values above which serviceability may be impaired.
2. The PAD type number denotes its maximum reverse current value in pico amperes. Devices with IR values intermediate to those shown
are available upon request.
Information furnished by Linear Integrated Systems is believed to be accurate and reliable. However, no responsibility is assumed for its
use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Linear Integrated Systems.
Linear Integrated Systems • 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261