Commercial/Industrial
PA7536 PEEL Array™
Programmable Electrically Erasable Logic Array
Versatile Logic Array Architecture
CMOS Electrically Erasable Technology
- Reprogrammable in 28-pin DIP, SOIC and PLCC
packages
- 12 I/Os, 14 inputs, 36 registers/latches
- Up to 36 logic cell output functions
- PLA structure with true product-term sharing
- Logic functions and registers can be I/O-buried
Flexible Logic Cell
- Up to 3 output functions per logic cell
- D,T and JK registers with special features
- Independent or global clocks, resets, presets,
clock polarity and output enables
Ideal for Combinatorial, Synchronous and
Asynchronous Logic Applications
- Integration of multiple PLDs and random logic
- Buried counters, complex state-machines
- Comparators, decoders, multiplexers and
other wide-gate functions
- Sum-of-products logic for output enables
Development and Programmer Support
- ICT WinPLACE Development Software
- Fitters for ABEL, CUPL and other software
- Programming support by popular third-party
programmer
High-Speed Commercial and Industrial Versions
- As fast as 9ns/15ns (tpdi/tpdx), 83.3MHz (fMAX
- Industrial grade available for 4.5 to 5.5V VCC and
-40 to +85 °C temperatures
)
General Description
The PA7536 is a member of the Programmable Electrically independent or global clocks, resets, presets, clock
Erasable Logic (PEEL™) Array family based on ICT’s polarity, and other special features, making the PA7536
CMOS EEPROM technology. PEEL™ Arrays free suitable for a variety of combinatorial, synchronous and
designers from the limitations of ordinary PLDs by asynchronous logic applications. The PA7536 offers pin
providing the architectural flexibility and speed needed for compatibility and super-set functionality to popular 28-pin
today’s programmable logic designs. The PA7536 offers PLDs, such as the 26V12. Thus, designs that exceed the
versatile logic array architecture with 12 I/O pins, 14 input architectures of such devices can be expanded upon. The
pins and 36 registers/latches (12 buried logic cells, 12 PA7536 supports speeds as fast as 9ns/15ns (tpdi/tpdx)
Input registers/latches and 12 buried registers/latches). Its and 83.3MHz (fMAX) and moderate power consumption
logic array implements 50 sum-of-products logic functions 60mA (45mA typical). Packaging includes 28-pin DIP,
that share 64 product terms. The PA7536’s logic and I/O SOIC, and PLCC (see Figure 1). Development and
cells (LCCs, IOCs) are extremely flexible offering up to programming support for the PA7536 is provided by ICT
three output functions per cell (a total of 36 for all 12 logic and popular third-party development tool manufacturers.
cells). Cells are configurable as D, T, and JK registers with
Figure 1. Pin Configuration
Figure 2. Block Diagram
1
2
3
4
5
6
7
8
28
27
26
25
24
23
22
21
20
19
18
17
16
15
2 Input/
I/CLK1
1
28
27
26
25
24
23
22
21
20
19
18
17
16
15
I/CLK2
I/O
I/CLK1
I/CLK2
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I
I
I
I
Global Clock Pins
I
2
I
3
I/O
Global
Cells
I
4
I/O
76 (38X2)
Array Inputs
true and
I
I
5
I/O
VCC
I
6
I/O
I
I
I
I
I
I
I
Input
Cells
(INC)
2
complement
VCC
7
I/O
9
12 Input Pins
10
11
12
13
14
I
I
I
I
I
I
I
8
GND
I/O
I/O
I/O
I/O
I/O
I/O
12 I/O Pins
9
Cells
(IOC)
12
12
12
10
11
12
13
14
I/O
I/O
Buried
logic
I/O
SOIC/TSSOP
I/CLK1
I/CLK2
I/O
Global Cells
Logic
Array
I
I/O
I/O
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
Logic functions
to I/O cells
Logic
I/O
A
B
C
D
I
Control
Cells
12
12
I/O Cells
I
DIP
Input Cells
(LCC)
I
4
3
2
1 28 27 26
I
I
I/O
I
5
25
24
23
22
21
20
19
2 sum terms
I/O
VCC
6
12 Logic Control Cells
48 sum terms
(four per LCC)
3 product terms
for Global Cells
I
I
I
I
I
I
I
VCC
I/O
up to 3 output functions per cell
(36 total output functions possible)
7
I
I
I
I
I/O
8
GND
I/O
9
10
11
I/O
Logic Control Cells
12 13 14 15 16 17 18
08-16-002A
PA7536
PLCC
08-16-001A
1
04-02-052D
5秒后页面跳转
STM32H743技术深度剖析与应用案例探索
LM321中文资料解析：引脚功能介绍、技术特点、技术特性分析
74HC14芯片资料介绍：性能特性分析、引脚介绍
LM1875芯片手册：功放参数分析、引脚说明、电路设计要点
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
