5秒后页面跳转
P620-21DC PDF预览

P620-21DC

更新时间: 2024-02-25 11:02:03
品牌 Logo 应用领域
PLL 石英晶振
页数 文件大小 规格书
7页 212K
描述
Low Phase Noise XO (for HF Fund. and 3-rd O.T.)

P620-21DC 数据手册

 浏览型号P620-21DC的Datasheet PDF文件第2页浏览型号P620-21DC的Datasheet PDF文件第3页浏览型号P620-21DC的Datasheet PDF文件第4页浏览型号P620-21DC的Datasheet PDF文件第5页浏览型号P620-21DC的Datasheet PDF文件第6页浏览型号P620-21DC的Datasheet PDF文件第7页 
Preliminary PLL620-21  
Low Phase Noise XO (for HF Fund. and 3rd O.T.)  
FEATURES  
DIE CONFIGURATION  
65 mil  
100MHz to 200MHz Fundamental Mode Crystal.  
Output range: 100 – 200MHz (no multiplication).  
Selectable OE logic.  
Minimum bondwires required for VDD and GND.  
Available outputs: PECL or LVDS.  
Supports 3.3V-Power Supply.  
Available in die form.  
D
D
D
D
V
D
V
D
V
(1550,1475)  
25  
24 23  
21  
20  
19  
18  
17  
16  
22  
GNDBUF  
DNC  
26  
XIN  
Die ID:  
A1919-19C  
15  
14  
LVDSB  
P ECLB  
27  
28  
XOUT  
DNC  
Thickness 10 mil.  
13  
12  
VDDBUF  
VDDBUF  
DESCRIPTIONS  
29  
DNC  
11  
P ECL  
PLL620-21 is an XO IC specifically designed to work  
with high frequency fundamental and third overtone  
crystals. Its design was optimized to tolerate higher  
limits of interelectrodes capacitance and bonding  
capacitance to improve yield. It achieves very low  
current into the crystal resulting in better overall  
stability. It offers a selectable OE logic and is ideal  
for XO applications requiring LVDS or PECL output  
levels at high frequencies.  
30  
31  
OE_CT RL  
DNC  
C502A  
10  
9
LVDS  
OUT SEL^  
2
3
4
5
6
7
8
1
(0,0)  
F
D
N
D
N
D
N
D
N
U
B
Y
G
G
G
G
D
N
X
G
DIE SPECIFICATIONS  
BLOCK DIAGRAM  
Name  
Value  
Size  
Reverse side  
62 x 65 mil  
GND  
OE  
Pad dimensions  
Thickness  
80 micron x 80 micron  
10 mil  
Q
Q
X+  
X-  
Osc illa to r  
Amp lifier  
OUTPUT SELECTION AND ENABLE  
Pad #9  
OUTSEL  
Selected Output  
0
1
LVDS  
PECL (default)  
P LL620-21  
Pad #25  
OESEL  
Pad #30  
OE_CTRL  
State  
0
1
0
1
Tri-state  
0
Output enabled (default)  
Output enabled (default)  
Tri-state  
1
(default)  
Pad #9: Bond to GND to set to “0”, bond to VDD to set to “1”  
Pad #30: Logical states defined by PECL levels if OUTSEL (pad #9) is “1”  
Logical states defined by CMOS levels if OUTSEL is “0”  
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 www.phaselink.com Rev 07/15/05 Page 1  

与P620-21DC相关器件

型号 品牌 获取价格 描述 数据表
P620221 MPSIND

获取价格

RS-485/RS-422 INTERFACE PUSH-PULL TRANSFORMERS
P620223 MPSIND

获取价格

RS-485/RS-422 INTERFACE PUSH-PULL TRANSFORMERS
P620234 MPSIND

获取价格

RS-485/RS-422 INTERFACE PUSH-PULL TRANSFORMERS
P620238 MPSIND

获取价格

RS-485/RS-422 INTERFACE PUSH-PULL TRANSFORMERS
P620243 MPSIND

获取价格

RS-485/RS-422 INTERFACE PUSH-PULL TRANSFORMERS
P620283 MPSIND

获取价格

RS-485/RS-422 INTERFACE PUSH-PULL TRANSFORMERS
P620-2XOC PLL

获取价格

Low Phase Noise VCXO (for 100-200MHz Fund Xtal)
P620-2XOCL PLL

获取价格

Low Phase Noise VCXO (for 100-200MHz Fund Xtal)
P620-30DC PLL

获取价格

PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)
P620-3XDC PLL

获取价格

PECL and LVDS Low Phase Noise XO (32.5 to 130MHz output)