5秒后页面跳转
捷配首页

Datasheet > NL74VCXH16373DT
NL74VCXH16373DT PDF预览

NL74VCXH16373DT

更新时间： 2024-01-12 05:32:54
品牌 Logo 应用领域
其他 - ETC 锁存器逻辑集成电路光电二极管驱动
页数 文件大小 规格书
12页 322K
描述
8-Bit D-Type Latch

阅读下载

中文翻译

获取价格

NL74VCXH16373DT 技术参数

是否Rohs认证：不符合生命周期：Obsolete
零件包装代码：TSSOP包装说明：TSSOP-48
针数：48Reach Compliance Code：not_compliant
HTS代码：8542.39.00.01风险等级：5.31
Is Samacsys：N系列：ALVC/VCX/A
JESD-30 代码：R-PDSO-G48JESD-609代码：e0
长度：12.5 mm负载电容（CL）：30 pF
逻辑集成电路类型：BUS DRIVER最大I（ol）：0.024 A
位数：8功能数量：2
端口数量：2端子数量：48
最高工作温度：85 °C最低工作温度：-40 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：PLASTIC/EPOXY封装代码：TSSOP
封装等效代码：TSSOP48,.3,20封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法：TAPE AND REEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
Prop。Delay @ Nom-Sup：3 ns传播延迟（tpd）：7.8 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：FF/Latches最大供电电压 (Vsup)：3.6 V
最小供电电压 (Vsup)：1.65 V标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Tin/Lead (Sn/Pb)
端子形式：GULL WING端子节距：0.5 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：6.1 mmBase Number Matches：1

NL74VCXH16373DT 数据手册

 浏览型号NL74VCXH16373DT的Datasheet PDF文件第2页浏览型号NL74VCXH16373DT的Datasheet PDF文件第3页浏览型号NL74VCXH16373DT的Datasheet PDF文件第4页浏览型号NL74VCXH16373DT的Datasheet PDF文件第5页浏览型号NL74VCXH16373DT的Datasheet PDF文件第6页浏览型号NL74VCXH16373DT的Datasheet PDF文件第7页 
With 3.6V–Tolerant Inputs and Outputs  
(3–State, Non–Inverting)  
The NL74VCXH16373 is an advanced performance, non–inverting  
16–bit transparent latch. It is designed for very high–speed, very  
low–power operation in 1.8V, 2.5V or 3.3V systems. The VCX16373  
is byte controlled, with each byte functioning identically, but  
independently. Each byte has separate Output Enable and Latch  
Enable inputs. These control pins can be tied together for full 16–bit  
operation.  
When operating at 2.5V (or 1.8V) the part is designed to tolerate  
voltages it may encounter on either inputs or outputs when interfacing  
to 3.3V busses. It is guaranteed to be over–voltage tolerant to 3.6V.  
The NL74VCXH16373 contains 16 D–type latches with 3–state  
3.6V–tolerant outputs. When the Latch Enable (LEn) inputs are  
HIGH, data on the Dn inputs enters the latches. In this condition, the  
latches are transparent, (a latch output will change state each time its D  
input changes). When LE is LOW, the latch stores the information that  
was present on the D inputs a setup time preceding the  
HIGH–to–LOW transition of LE. The 3–state outputs are controlled  
by the Output Enable (OEn) inputs. When OE is LOW, the outputs are  
enabled. When OE is HIGH, the standard outputs are in the high  
impedance state, but this does not interfere with new data entering into  
the latches. The data inputs include active bushold circuitry,  
eliminating the need for external pull–up resistors to hold unused or  
floating inputs at a valid logic state.  
http://onsemi.com  
48  
1
TSSOP–48  
DT SUFFIX  
CASE 1201  
MARKING DIAGRAM  
48  
NL74VCXH16373DT  
AWLYYWW  
1
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
• Designed for Low Voltage Operation: V  
• 3.6V Tolerant Inputs and Outputs  
• High Speed Operation: 3.0ns max for 3.0 to 3.6V  
3.9ns max for 2.3 to 2.7V  
= 1.65–3.6V  
CC  
PIN NAMES  
Pins  
Function  
OEn  
LEn  
D0–D15  
O0–O15  
Output Enable Inputs  
Latch Enable Inputs  
Inputs  
6.8ns max for 1.65 to 1.95V  
• Static Drive: ±24mA Drive at 3.0V  
±18mA Drive at 2.3V  
Outputs  
±6mA Drive at 1.65V  
• Supports Live Insertion and Withdrawal  
• Includes Active Bushold to Hold Unused or Floating Inputs at a Valid  
ORDERING INFORMATION  
Logic State  
†
Device  
Package  
TSSOP  
TSSOP  
Shipping  
39 / Rail  
• I  
Specification Guarantees High Impedance When V = 0V  
CC  
OFF  
NL74VCXH16373DT  
NL74VCXH16373DTR  
• Near Zero Static Supply Current in All Three Logic States (20µA)  
Substantially Reduces System Power Requirements  
2500 / Reel  
• Latchup Performance Exceeds ±300mA @ 125°C  
• ESD Performance: Human Body Model >2000V; Machine Model  
>200V  
†NOTE: To ensure the outputs activate in the 3–state condition, the output  
enable pins should be connected to V  
value of the resistor is determined by the current sinking capability of the  
output connected to the OE pin.  
through a pull–up resistor. The  
CC  
Semiconductor Components Industries, LLC, 2000  
1
Publication Order Number:  
May, 2000 – Rev. 0  
NL74VCXH16373/D  
Powered by ICminer.com Electronic-Library Service CopyRight 2003  
1234567...12

中文翻译

下载PDF

与NL74VCXH16373DT相关器件

型号 品牌 获取价格 描述 数据表
NL74VCXH16373DTR ETC

获取价格

 		8-Bit D-Type Latch
NL74VCXH16374DT ETC

获取价格

 		16-Bit D-Type Flip-Flop
NL74VCXH16374DTR ETC

获取价格

 		16-Bit D-Type Flip-Flop
NL7SB3257CMX1TCG ONSEMI

获取价格

 		EXCHANGER
NL7SZ18 ONSEMI

获取价格

 		1−of−2 Non−Inverting Demultiplexer with 3−State Deselected Output
NL7SZ18/D ETC

获取价格

 		1-of-2 Non-Inverting Demultiplexer with 3-State Deselected Output
NL7SZ18_07 ONSEMI

获取价格

 		1−to−2 Demultiplexer with 3−State Deselected Output
NL7SZ18DBVT1G ONSEMI

获取价格

 		1:2 数字信号分离器，非反相，3 态
NL7SZ18DFT2 ONSEMI

获取价格

 		1−of−2 Non−Inverting Demultiplexer with 3−State Deselected Output
NL7SZ18DFT2G ONSEMI

获取价格

 		1−of−2 Non−Inverting Demultiplexer with 3−State Deselected Output

与NL74VCXH16373DT相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证