5秒后页面跳转
NB3N1900K PDF预览

NB3N1900K

更新时间: 2024-02-26 19:26:42
品牌 Logo 应用领域
安森美 - ONSEMI PC
页数 文件大小 规格书
21页 211K
描述
Differential 1:19 HCSL Clock ZDB/Fanout Buffer for PCIe

NB3N1900K 数据手册

 浏览型号NB3N1900K的Datasheet PDF文件第2页浏览型号NB3N1900K的Datasheet PDF文件第3页浏览型号NB3N1900K的Datasheet PDF文件第4页浏览型号NB3N1900K的Datasheet PDF文件第5页浏览型号NB3N1900K的Datasheet PDF文件第6页浏览型号NB3N1900K的Datasheet PDF文件第7页 
NB3N1900K  
3.3V 100/133 MHz  
Differential 1:19 HCSL  
Clock ZDB/Fanout Buffer for  
PCIe[  
www.onsemi.com  
MARKING  
Description  
The NB3N1900K differential clock buffers are designed to work in  
conjunction with a PCIe compliant source clock synthesizer to provide  
point−to−point clocks to multiple agents. The device is capable of  
DIAGRAM*  
1
®
distributing the reference clocks for Intel QuickPath Interconnect  
1 72  
NB3N  
1900K  
(Intel QPI), PCIe Gen1, Gen2, Gen3. The NB3N1900K internal PLL is  
optimized to support 100 MHz and 133 MHz frequency operation.  
The NB3N1900K supports HCSL output levels.  
QFN72  
MN SUFFIX  
CASE 485DK  
AWLYYWWG  
Features  
NB3N1900K = Specific Device Code  
A
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= Pb−Free Package  
Fixed Feedback Path for Lowest Input−to−Output Delay  
Eight Dedicated OE# Pins for Hardware Control of Outputs  
PLL Bypass Configurable for PLL or Fanout Operation  
Selectable PLL Bandwidth  
WL  
YY  
WW  
G
Spread Spectrum Compatible: Tracks Input Clock Spreading for Low  
EMI  
ORDERING INFORMATION  
SMBus Programmable Configurations  
See detailed ordering and shipping information on page 20 of  
this data sheet.  
100 MHz and 133 MHz PLL Mode to Meet the Next Generation  
PCIe Gen2 / Gen 3 and Intel QPI Phase Jitter  
2 Tri−Level Addresses Selection (Nine SMBUS Addresses)  
Cycle−to−Cycle Jitter: < 50 ps  
Output−to−Output Skew: < 65 ps  
Input−to−Output Delay: Fixed at 0 ps  
Input−to−Output Delay Variation: < 50 ps  
Phase Jitter: PCIe Gen3 < 1 ps rms  
Phase Jitter: QPI 9.6GB/s < 0.2 ps rms  
QFN 72−pin Package, 10 mm x 10 mm  
These are Pb−Free Devices  
© Semiconductor Components Industries, LLC, 2016  
1
Publication Order Number:  
July, 2016 − Rev. 4  
NB3N1900K/D  

与NB3N1900K相关器件

型号 品牌 获取价格 描述 数据表
NB3N1900K_16 ONSEMI

获取价格

Differential 1:19 HCSL Clock ZDB/Fanout Buffer for PCIe
NB3N1900K_17 ONSEMI

获取价格

3.3V 100/133 MHz Differential 1:19 HCSL
NB3N1900KMNG ONSEMI

获取价格

Differential 1:19 HCSL Clock ZDB/Fanout Buffer for PCIe
NB3N1900KMNTWG ONSEMI

获取价格

Differential 1:19 HCSL Clock ZDB/Fanout Buffer for PCIe
NB3N1900KMNTXG ONSEMI

获取价格

Differential 1:19 HCSL Clock ZDB/Fanout Buffer for PCIe
NB3N200S ONSEMI

获取价格

3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver
NB3N200S_15 ONSEMI

获取价格

3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver
NB3N200SDG ONSEMI

获取价格

3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver
NB3N200SDR2G ONSEMI

获取价格

3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver
NB3N201S ONSEMI

获取价格

3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver