5秒后页面跳转
NB2305AC1HDR2G PDF预览

NB2305AC1HDR2G

更新时间: 2024-02-10 20:28:11
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
8页 134K
描述
3.3 V Zero Delay Clock Buffer

NB2305AC1HDR2G 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.66
系列:2305输入调节:STANDARD
JESD-30 代码:R-PDSO-G8JESD-609代码:e3
长度:4.9 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
最大I(ol):0.012 A湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:8实输出次数:4
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
电源:3.3 V认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.25 ns座面最大高度:1.75 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin (Sn)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:40
宽度:3.9 mm最小 fmax:133.33 MHz
Base Number Matches:1

NB2305AC1HDR2G 数据手册

 浏览型号NB2305AC1HDR2G的Datasheet PDF文件第2页浏览型号NB2305AC1HDR2G的Datasheet PDF文件第3页浏览型号NB2305AC1HDR2G的Datasheet PDF文件第4页浏览型号NB2305AC1HDR2G的Datasheet PDF文件第5页浏览型号NB2305AC1HDR2G的Datasheet PDF文件第6页浏览型号NB2305AC1HDR2G的Datasheet PDF文件第7页 
NB2305A  
3.3 V Zero Delay  
Clock Buffer  
The NB2305A is a versatile, 3.3 V zero delay buffer designed to  
distribute highspeed clocks. It accepts one reference input and drives  
out five lowskew clocks. It is available in a 8 pin package.  
The 1H version of the NB2305A operates at up to 133 MHz, and  
has higher drive than the 1 devices. All parts have onchip PLL’s that  
lock to an input clock on the REF pin. The PLL feedback is onchip  
and is obtained from the CLKOUT pad.  
http://onsemi.com  
MARKING  
DIAGRAMS*  
Multiple NB2305A devices can accept the same input clock and  
distribute it. In this case the skew between the outputs of the two  
devices is guaranteed to be less than 700 ps.  
All outputs have less than 200 ps of cycletocycle jitter. The input  
and output propagation delay is guaranteed to be less than 350 ps, and  
the output to output skew is guaranteed to be less than 250 ps.  
The NB2305A is available in two different configurations, as shown  
in the ordering information table. The NB2305A1 is the base part. The  
NB2305Ax1H* is the high drive version of the 1 and its rise and fall  
times are much faster than 1 part.  
8
8
XXXX  
ALYW  
G
1
SOIC8  
D SUFFIX  
CASE 751  
1
8
8
XXX  
ALYWG  
G
1
Features  
TSSOP8  
DT SUFFIX  
CASE 948J  
15 MHz to 133 MHz Operating Range, Compatible with CPU and  
PCI Bus Frequencies  
1
Zero Input Output Propagation Delay  
Multiple LowSkew Outputs  
OutputOutput Skew Less than 250 ps  
DeviceDevice Skew Less than 700 ps  
One Input Drives 5 Outputs  
XXXX = Device Code  
A
L
Y
W
G
= Assembly Location  
= Wafer Lot  
= Year  
= Work Week  
= PbFree Package  
(Note: Microdot may be in either location)  
Less than 200 ps CycletoCycle Jitter is Compatible with PentiumR  
Based Systems  
*For additional marking information, refer to  
Application Note AND8002/D.  
Available in 8 Pin, 150 mil SOIC Package and 8 Pin TSSOP 4.4 mm  
3.3 V Operation, Advanced 0.35 CMOS Technology  
These are PbFree Devices  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
*x = C for Commercial; I for Industrial.  
© Semiconductor Components Industries, LLC, 2006  
1
Publication Order Number:  
November, 2006 Rev. 5  
NB2305A/D  

与NB2305AC1HDR2G相关器件

型号 品牌 获取价格 描述 数据表
NB2305AC1HDTG ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AC1HDTR2G ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AI1DG ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AI1DR2G ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AI1DTG ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AI1DTR2G ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AI1HDG ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AI1HDR2G ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer
NB2305AI1HDT ONSEMI

获取价格

IC 2305 SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO8, TSS
NB2305AI1HDTG ONSEMI

获取价格

3.3 V Zero Delay Clock Buffer