5秒后页面跳转
NB100LVEP221D PDF预览

NB100LVEP221D

更新时间: 2024-09-24 22:16:11
品牌 Logo 应用领域
安森美 - ONSEMI 时钟驱动器
页数 文件大小 规格书
10页 97K
描述
2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver

NB100LVEP221D 数据手册

 浏览型号NB100LVEP221D的Datasheet PDF文件第2页浏览型号NB100LVEP221D的Datasheet PDF文件第3页浏览型号NB100LVEP221D的Datasheet PDF文件第4页浏览型号NB100LVEP221D的Datasheet PDF文件第5页浏览型号NB100LVEP221D的Datasheet PDF文件第6页浏览型号NB100LVEP221D的Datasheet PDF文件第7页 
NB100LVEP221  
2.5V/3.3Vꢀ1:20 Differential  
HSTL/ECL/PECL Clock Driver  
The NB100LVEP221 is a low skew 1-to-20 differential clock  
driver, designed with clock distribution in mind, accepting two clock  
sources into an input multiplexer. The two clock inputs are differential  
ECL/PECL; CLK1/CLK1 can also receive HSTL signal levels. The  
LVPECL input signals can be either differential configuration or  
http://onsemi.com  
MARKING  
single-ended (if the V output is used).  
BB  
The LVEP221 specifically guarantees low output-to-output skew.  
Optimal design, layout, and processing minimize skew within a device  
and from device to device.  
DIAGRAM*  
To ensure tightest skew, both sides of differential outputs should be  
terminated identically into 50 W even if only one output is being used.  
If an output pair is unused, both outputs may be left open  
(unterminated) without affecting skew.  
NB100  
LVEP221  
AWLYYWW  
52  
52-LEAD LQFP  
THERMALLY ENHANCED  
CASE 848H  
The NB100LVEP221, as with most other ECL devices, can be  
1
operated from a positive V supply in LVPECL mode. This allows the  
CC  
FA SUFFIX  
LVEP221 to be used for high performance clock distribution in +3.3 V or  
+2.5 V systems. In a PECL environment, series or Thevenin line  
terminations are typically used as they require no additional power  
supplies. For more information on PECL terminations, designers should  
refer to Application Note AND8020/D.  
A
= Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
The V pin, an internally generated voltage supply, is available to this  
BB  
device only. For single- ended LVPECL input conditions, the unused  
*For additional information, refer to Application Note  
AND8002/D  
differential input is connected to V as a switching reference voltage.  
BB  
V
V
may also rebias AC coupled inputs. When used, decouple V and  
via a 0.01 mF capacitor and limit current sourcing or sinking to  
BB  
BB  
CC  
0.5 mA. When not used, V should be left open.  
BB  
ORDERING INFORMATION  
Single- ended CLK input operation is limited to a V 3.0 V in  
CC  
LVPECL mode, or V -3.0 V in NECL mode.  
EE  
Device  
Package  
Shipping  
15 ps Typical Output-to-Output Skew  
40 ps Typical Device-to- Device Skew  
Jitter Less than 2 ps RMS  
NB100LVEP221FA  
LQFP-52 160 Units/Tray  
NB100LVEP221FAR2 LQFP-52 1500/Tape & Reel  
Maximum Frequency > 1.0 GHz Typical  
Thermally Enhanced 52-Lead LQFP  
V Output  
BB  
540 ps Typical Propagation Delay  
LVPECL and HSTL Mode Operating Range:  
V
CC  
= 2.375 V to 3.8 V with V = 0 V  
EE  
NECL Mode Operating Range:  
= 0 V with V = -2.375 V to -3.8 V  
V
CC  
EE  
Q Output will Default Low with Inputs Open or at V  
Pin Compatible with Motorola MC100EP221  
EE  
Semiconductor Components Industries, LLC, 2003  
1
Publication Order Number:  
January, 2003 - Rev. 4  
NB100LVEP221/D  

与NB100LVEP221D相关器件

型号 品牌 获取价格 描述 数据表
NB100LVEP221FA ONSEMI

获取价格

2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
NB100LVEP221FAG ONSEMI

获取价格

2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
NB100LVEP221FAR2 ONSEMI

获取价格

2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
NB100LVEP221FARG ONSEMI

获取价格

2.5V/3.3V 1:20 Differential HSTL/ECL/PECL Clock Driver
NB100LVEP221MNG ONSEMI

获取价格

Differential HSTL/ECL/PECL Clock Driver
NB100LVEP221MNR2G ONSEMI

获取价格

100LVE SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC52, 8 X
NB100LVEP221MNRG ONSEMI

获取价格

时钟/数据扇出缓冲器,2:1:20 差分,HSTL / ECL / PECL,2.5 V
NB100LVEP222 ONSEMI

获取价格

2.5 V/3.3 V 1:15 Differential ECL/PECL ±1/±2
NB100LVEP222/D ETC

获取价格

2.5V/3.3V 1:15 Differential ECL/PECL w/1 and w/2 Clock Driver
NB100LVEP222_15 ONSEMI

获取价格

Differential ECL/PECL Clock Driver