Datasheet > MV78100_1

MV78100_1

更新时间： 2024-11-20 05:51:15

品牌	Logo	应用领域
迈威 - MARVELL		/
页数	文件大小	规格书
2页	363K
描述
Discovery Innovation Series

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MV78100_1 数据手册

Marvell MV78100 SoC with Sheeva Technology

Discovery Innovation Series

PRODUCT OVERVIEW

The MV78100 is a high-performance, low-power, highly integrated processor with the Marvell^®Sheeva™ CPU technology

included. The Sheeva core is an ARMv5TE-compliant CPU core. Built on Marvell’s innovative Discovery™ system controller

platform, the MV78100 is a complete system-on-chip (SoC) solution. Optimized for low power operation, the MV78100 is

ideally suited to a wide range of applications ranging from sophisticated routers, switches and wireless base stations to

high-volume laser printers applications.

The MV78100 offers unparalleled integration that makes system design simple and cost efﬁcient. The SoC integrates:

• High-performance dual-issue CPU with Vector Floating Point (VFP) support

• 800 MHz, 1 Ghz and 1.2 Ghz operating speed

• 32KB-Instruction and 32KB-Data 4-way, set-associative L1 cache

• 512KB uniﬁed 8-way, set-associative L2 cache

• 40/72-bit high bandwidth DDR2 memory interface (up to 800 MHz data rate)

• Two Gigabit Ethernet MACs with interface options

• Two PCI-Express ports (x4 or Quad x1)

• Three USB 2.0 ports with integrated PHYs

• Two SATA 2.0 ports with integrated PHYs

• Security engine

• Pin-compatible with dual-core (MV78200) version

The innovative, on-chip crossbar architecture with any-to-any connectivity enables concurrent transactions among multiple

units that results in high system throughput allowing system designers to create high-performance scalable systems.

Tightly integrated CPU and memory controller signiﬁcantly improves application performance.

BLOCK DIAGRAM

Sheeva™ CPU Core

Dual Issue w/FPU

32KB-I, 32KB-D

800MHz–1.2GHz

32/64-bit

DDR2-800

with ECC

DDR II

Controller

512KB L2

2 x GE

MAC

PCI-E

x 4 or

quad x 1

2 x SATA II

with PHY

System Crossbar

3 x USB 2.0

with PHY

2 x TDM

channels

Device bus

NAND ctlr

4 x UARTs

TWSI, SPI

Security

Engine

4 IDMA

+ 2 XOR

32b

Fig 1. MV78100 SoC Block Diagram

中文翻译

下载PDF

与MV78100_1相关器件

型号	品牌	获取价格	描述	数据表
MV78100-A0-BHO1C080	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw
MV78100-A0-BHO1C100	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw
MV78100-A0-BHO-C080	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw
MV78100-A0-BHO-C100	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw
MV78200	MARVELL	获取价格	Discovery Innovation Series
MV78200_1	MARVELL	获取价格	Discovery Innovation Series
MV78200-A0-BHO1C080	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw
MV78200-A0-BHO1C100	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw
MV78200-A0-BHO-C080	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw
MV78200-A0-BHO-C100	MARVELL	获取价格	Discovery™ Innovation Series CPU Family Hardw