5秒后页面跳转
捷配首页

Datasheet > MU9C4480BF-90TBC
MU9C4480BF-90TBC PDF预览

MU9C4480BF-90TBC

更新时间： 2024-01-12 04:11:08
品牌 Logo 应用领域
MUSIC 双倍数据速率静态存储器内存集成电路
页数 文件大小 规格书
32页 236K
描述
Content Addressable SRAM, 4KX64, 90ns, CMOS, PQFP64

阅读下载

获取价格

MU9C4480BF-90TBC 技术参数

是否Rohs认证： 符合生命周期：Contact Manufacturer
包装说明：QFP, QFP64,.6SQ,32Reach Compliance Code：unknown
风险等级：5.8最长访问时间：90 ns
JESD-30 代码：S-PQFP-G64内存密度：262144 bit
内存集成电路类型：CONTENT ADDRESSABLE SRAM内存宽度：64
湿度敏感等级：3端子数量：64
字数：4096 words字数代码：4000
最高工作温度：70 °C最低工作温度：
组织：4KX64封装主体材料：PLASTIC/EPOXY
封装代码：QFP封装等效代码：QFP64,.6SQ,32
封装形状：SQUARE封装形式：FLATPACK
电源：3.3 V认证状态：Not Qualified
最大待机电流：0.002 A子类别：SRAMs
最大压摆率：0.14 mA标称供电电压 (Vsup)：3.3 V
表面贴装：YES技术：CMOS
温度等级：COMMERCIAL端子形式：GULL WING
端子节距：0.8 mm端子位置：QUAD
Base Number Matches：1

MU9C4480BF-90TBC 数据手册

 浏览型号MU9C4480BF-90TBC的Datasheet PDF文件第1页浏览型号MU9C4480BF-90TBC的Datasheet PDF文件第2页浏览型号MU9C4480BF-90TBC的Datasheet PDF文件第4页浏览型号MU9C4480BF-90TBC的Datasheet PDF文件第5页浏览型号MU9C4480BF-90TBC的Datasheet PDF文件第6页浏览型号MU9C4480BF-90TBC的Datasheet PDF文件第7页 
Pin Descriptions  
LANCAM B Family  
PIN DESCRIPTIONS  
Note: All signals are implemented in CMOS technology with TTL levels. Signal names that start with a slash (“/”) are active LOW.  
Inputs should never be left floating. The CAM architecture draws large currents during compare operations, mandating the use of good  
layout and bypassing techniques. Refer to the DC Electrical Characteristics on page 25 for more information.  
NC  
NC  
GND  
DQ4  
1
2
3
4
5
6
7
8
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
NC  
/MA  
/MI  
/MF  
GND  
GND  
/RESET  
VCC  
VCC  
TEST1  
/E  
GND  
DQ4  
1
33  
32  
31  
30  
29  
28  
27  
26  
25  
24  
23  
/MA  
2
/MI  
DQ5  
DQ5  
3
/MF  
VCC  
VCC  
TEST2  
GND  
GND  
GND  
VCC  
VCC  
TEST2  
GND  
GND  
DQ6  
4
GND  
/RESET  
VCC  
VCC  
TEST1  
/E  
5
44-Pin LQFP  
(Top View)  
64-Pin LQFP  
(Top View)  
6
9
10  
11  
7
8
9
GND  
DQ6  
DQ7  
VCC  
NC  
12  
13  
14  
15  
16  
37  
36  
35  
34  
33  
/W  
DQ7  
VCC  
10  
11  
/W  
GND  
GND  
GND  
NC  
NC  
Figure 2: 44-Pin LQFP  
/E (Chip Enable, Input, TTL)  
Figure 3: 64-Pin LQFP  
The /E input enables the device while LOW. The falling  
edge registers the control signals /W, /CM, and /EC. The  
rising edge locks the daisy chain, turns off the DQ pins,  
and clocks the Destination and Source Segment counters.  
The four cycle types enabled by /E are shown in Table 1.  
The /EC signal also enables the /MF–/MI daisy chain,  
which serves to select the device with the highest-priority  
match in a string of LANCAMs. Table 4 explains the  
effect of the /EC signal on a device with or without a  
match in both Standard and Enhanced modes. /EC must be  
HIGH during initialization.  
Table 1: I/O Cycles  
DQ15–0 (Data Bus, I/O, TTL)  
/W  
/CM  
LOW  
HIGH  
LOW  
HIGH  
Cycle Type  
The DQ15–0 lines convey data, commands, and status to  
and from the LANCAM. /W and /CM control the direction  
and nature of the information that flows to or from the  
device. When /E is HIGH, DQ15–0 go to HIGH-Z.  
LOW  
LOW  
HIGH  
HIGH  
Command Write Cycle  
Data Write Cycle  
Command Read Cycle  
Data Read Cycle  
/MF (Match Flag, Output, TTL)  
/W (Write Enable, Input, TTL)  
The /MF output goes LOW when one or more valid  
matches occur during a compare cycle. /MF becomes valid  
after /E goes HIGH on the cycle that enables the daisy  
chain (on the first cycle that /EC is registered LOW by the  
previous falling edge of /E; see Figure 9 on page 14). In a  
daisy chain, valid match(es) in higher priority devices are  
passed from the /MI input to /MF. If the daisy chain is  
enabled but the match flag is disabled in the Control  
register, the /MF output only depends on the /MI input of  
the device (/MF=/MI). /MF is HIGH if there is no match  
or when the daisy chain is disabled (/E goes HIGH when  
/EC was HIGH on the previous falling edge of /E). The  
System Match flag is the /MF pin of the last device in the  
daisy chain. /MF is reset when the active configuration  
register set is changed.  
The /W input selects the direction of data flow during a  
device cycle. /W LOW selects a Write cycle and /W HIGH  
selects a Read cycle.  
/CM (Data/Command Select, Input, TTL)  
The /CM input selects whether the input signals on  
DQ15–0 are data or commands. /CM LOW selects  
Command cycles and /CM HIGH selects Data cycles.  
/EC (Enable Daisy Chain, Input, TTL)  
The /EC signal performs two functions. The /EC input  
enables the /MF output to show the results of a  
comparison, as shown in Figure 9 on page 14. If /EC is  
LOW at the falling edge of /E in a given cycle, the /MF  
output is enabled. Otherwise, the /MF output is held  
HIGH.  
Rev. 5.1  
3
1234567...32

下载PDF

与MU9C4480BF-90TBC相关器件

型号 品牌 描述 获取价格 数据表
MU9C4480L-12DC MUSIC Content Addressable SRAM, 4KX64, 85ns, CMOS, PQCC44

获取价格
MU9C4480L-12DI ETC Content Addressable Memory

获取价格
MU9C4480L-70DC MUSIC LANCAM A/L series

获取价格
MU9C4480L-70DI MUSIC LANCAM A/L series

获取价格
MU9C4480L-90DC MUSIC LANCAM A/L series

获取价格
MU9C4480L-90DI MUSIC LANCAM A/L series

获取价格

与MU9C4480BF-90TBC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证