LIST-XL Family
Operational Characteristics
The Register Set
Segment Control Register (SC)
TheControl,SegmentControl,Address,MaskRegister1,and
thePersistentSourceandDestinationregistersareduplicated,
with one set termed the Foreground set, and the other the
Background set. The active set is chosen by issuing Select
Foreground Registers or Select Background Registers
instructions. By default, the Foreground set is active after a
reset.Havingtwoalternatesetsofregistersthatdeterminethe
deviceconfigurationallowsforarapidreturntoaforeground
networkfilteringtaskfromabackgroundhousekeepingtask.
The Segment Control register, as shown in Table 8 on page
16, is accessed using a TCO SC instruction. On read cycles,
D15, D10, D5, and D2 willalwaysreadbackas0s. Either the
ForegroundorBackgroundSegmentControlregisterwillbe
active,dependingonwhichregistersethasbeenselected,and
only the active Segment Control register will be written to or
read from.
The Segment Control register contains dual independent
incrementingcounterswithlimits,onefordatareadsandone
fordatawrites. Thesecounterscontrolwhich16-bitsegment
of the 64-bit internal resource is accessed during a particular
data cycle on the 16-bit data bus. The actual destination for
data writes and source for data reads (called the persistent
destination and source) are set independently with SPD and
SPS instructions, respectively.
Writing a value to the Control register or writing data to the
last segment of the Comparand or either mask register will
causeanautomaticcomparisontooccurbetweenthecontents
oftheComparandregisterandthewordsintheCAMsegments
of the memory marked valid, masked by MR1 or MR2 if
selected in the Control register.
Eachofthetwocountersconsistsofastartlimit,anendlimit,
andthecurrentcountvaluewhich pointsto thesegmenttobe
accessed on the next data cycle. The current count value can
be set to any segment, even if it is outside the range set by the
start and end limits. The counters count up from the current
count value to the end limit and then jump back to the start
limit. If the current count is greater than the end limit, the
currentcountvaluewillincrementto3,thenrolloverto0and
continue incrementing until the end limit is reached; it then
jumps back to the start limit.
Instruction Decoder
The Instruction decoder is the write-only decode logic for
instructionsandisthedefaultdestinationforCommandWrite
cycles. If an instruction's Address Field flag (bit 11) is set to
a 1, it is a two-cycle instruction that is not executed
immediately. For the next cycle only, the data from a
CommandWritecycleisloadedintotheAddressregisterand
the instruction then completes at that address. The Address
register will then increment, decrement, or stay at the same
value depending on the setting of Control Register bits CT3
andCT2.IftheAddressFieldflagisnotset,thememoryaccess
occurs at the address currently contained in the Address
register.
Ifasequenceofdatawritesorreadsisinterrupted,theSegment
Control register can be reset to its initial start limit values by
using an RSC instruction. After the LIST-XL is reset, both
Source and Destination counters are set to count from
Segment 0 to Segment 3 with an initial value of 0.
Control Register (CT)
TheControlregisteriscomposedofanumberofswitchesthat
configure the LIST-XL, as shown in Table 7 on page
Address Register (AR)
The Address register points to the CAM memory location to
be operated upon when M@[AR] or M@aaaH is part of the
instruction. It can be loaded directly by using a TCO AR
instruction or indirectly by using an instruction requiring an
absolute address, such as MOVaaaH, CR,V.After being
loaded, the Address register value will then be used for the
nextmemoryaccessreferencingtheAddressregister.Areset
sets the Address register to zero.
15. It is written or read using a TCO CT instruction. If bit 15
ofthevaluewrittenduringaTCOCTisa0,thedeviceisreset
(andallotherbitsareignored).SeeTable4fortheResetstates.
Bit15alwaysreadsbackasa0.AwritetotheControlregister
causes an automatic compare to occur (except in the case of
a reset). Either the Foreground or Background Control
register will be active, depending on which register set has
been selected, and only the active Control register will be
written to or read from.
ControlRegisterbits8-6controltheCAM/RAMpartitioning.
The CAM portion of each word may be sized from a full 64
bits down to 16 bits in 16-bit increments. The RAM portion
can be at either end of the 64-bit word.
Comparemasksmaybeselectedbybits5and4.MaskRegister
1, Mask Register 2, or neither may be selected to mask
compare operations. The address register behavior is
controlled by bits 3 and 2, and may be set to increment,
decrement, or neither after a memory access.
6
Rev. 3.1
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
