5秒后页面跳转
MSC7116VF800 PDF预览

MSC7116VF800

更新时间: 2024-01-17 12:26:22
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
100页 1804K
描述
IC,DSP,16-BIT,CMOS,BGA,400PIN,PLASTIC

MSC7116VF800 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:ObsoleteReach Compliance Code:not_compliant
风险等级:5.8Base Number Matches:1

MSC7116VF800 数据手册

 浏览型号MSC7116VF800的Datasheet PDF文件第2页浏览型号MSC7116VF800的Datasheet PDF文件第3页浏览型号MSC7116VF800的Datasheet PDF文件第4页浏览型号MSC7116VF800的Datasheet PDF文件第5页浏览型号MSC7116VF800的Datasheet PDF文件第6页浏览型号MSC7116VF800的Datasheet PDF文件第7页 
MSC7116  
Rev. 8, 12/2005  
Freescale Semiconductor  
Technical Data  
MSC7116  
Low-Cost DSP with DDR Controller and 10/100 Mbps Ethernet MAC  
128  
The MSC7116 device targets  
high-bandwidth highly  
computational DSP  
M2 SRAM  
(192 KB)  
DMA  
ASM2  
128  
AMDMA  
64  
JTAG Port  
64  
128  
(32 ch)  
JTAG  
64  
Boot ROM  
(8 KB)  
to IPBus  
applications and is optimized  
for Enterprise class packet  
telephony applications,  
providing a competitive price  
per channel for voice over  
packet systems.  
ASEMI  
64  
External Bus  
32  
External  
Memory  
Interface  
DSP  
Extended  
Core  
from  
IPBus  
SC1400  
Core  
Trace  
Buffer  
(8 KB)  
Host  
HDI16  
Port  
Interface  
(HDI16)  
ASTH  
64  
32  
TDM  
Fetch  
Unit  
2 TDMs  
ASAPB  
32  
RS-232  
GPIO  
Instruction  
Cache  
UART  
GPIO  
AMIC  
APB  
(16 KB)  
What’s New?  
Rev. 8 includes the following  
changes:  
128  
64  
AMEC  
Extended  
Core  
Watchdog  
Interface  
All chapters were updated to  
reflect the addition of mask set  
1M88B. This change includes  
signal descriptions, timing  
specifications, pin-outs, and  
power computations. Review  
all chapters for changes.  
Interrupts  
PLL/Clock  
Interrupt  
Control  
ASAPB  
32  
M1  
SRAM  
(192 KB)  
PLL/Clock  
ASM1  
ASSB  
32  
128  
64  
System Control  
to/from OCE  
64 64  
64  
AMENT  
32  
P XAXB  
Events  
Event Port  
to EMI  
to DMA  
Timers  
I2C  
to Crossbar  
Ethernet  
MAC  
I2C  
Note: The arrows show the  
direction of the transfer.  
IPBus  
MII/RMII  
Figure 1. MSC7116 Block Diagram  
The MSC7116 device is a highly integrated DSP processor that contains the StarCore™ SC1400 core, 384 KB of SRAM  
memory, 16 KB 16-way instruction cache, 8 KB boot ROM, two 128-channel time-division multiplexing (TDM) interfaces  
with hardware support for µ/A-law decoding/encoding, a UART, a 32-channel DMA controller, a 16-bit host interface  
(HDI16) to support an external host processor, a 10/100Base-T MII/RMII, a programmable interrupt controller (PIC), an I2C  
interface, two 16-bit quad cascadable timers, GPIO signals, and an on-chip emulator (OCE) and an event port for enhanced  
debug and system integration capability. The SC1400 core has four ALUs and performs at 1000 DSP million multiply-  
accumulates per second (MMACS) with an internal 266 MHz clock at 1.2 V.  
© Freescale Semiconductor, Inc., 2004, 2005. All rights reserved.  

与MSC7116VF800相关器件

型号 品牌 描述 获取价格 数据表
MSC7116VM1000 FREESCALE Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC

获取价格

MSC7118 FREESCALE Low-Cost 16-bit DSP with DDR Controller

获取价格

MSC7118VF1200 FREESCALE Low-Cost 16-bit DSP with DDR Controller

获取价格

MSC7118VM1200 FREESCALE Low-Cost 16-bit DSP with DDR Controller

获取价格

MSC7119 FREESCALE Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC

获取价格

MSC7119_08 FREESCALE Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC

获取价格