5秒后页面跳转
MM74HC237J PDF预览

MM74HC237J

更新时间: 2024-09-23 10:53:03
品牌 Logo 应用领域
美国国家半导体 - NSC 解码器锁存器逻辑集成电路驱动
页数 文件大小 规格书
6页 147K
描述
3-to-8 Line Decoder With Address Latches

MM74HC237J 数据手册

 浏览型号MM74HC237J的Datasheet PDF文件第2页浏览型号MM74HC237J的Datasheet PDF文件第3页浏览型号MM74HC237J的Datasheet PDF文件第4页浏览型号MM74HC237J的Datasheet PDF文件第5页浏览型号MM74HC237J的Datasheet PDF文件第6页 
January 1988  
MM54HC237/MM74HC237  
3-to-8 Line Decoder With Address Latches  
General Description  
These devices utilize advanced silicon-gate CMOS technol-  
ogy, to implement a three-to-eight line decoder with latches  
on the three address inputs. When GL goes from low to  
high, the address present at the select inputs (A, B and C) is  
stored in the latches. As long as GL remains high no ad-  
dress changes will be recognized. Output enable controls,  
G1 and G2, control the state of the outputs independently of  
the select or latch-enable inputs. All of the outputs are low  
unless G1 is high and G2 is low. The ’HC237 is ideally suit-  
ed for the implementation of glitch-free decoders in stored-  
address applications in bus oriented systems.  
The 54HC/74HC logic family is speed, function and pin-out  
compatible with the standard 54LS/74LS logic family. All  
inputs are protected from damage due to static discharge by  
diodes to V  
and ground.  
CC  
Features  
Y
Typical propagation delay: 20 ns  
Y
Y
Y
Wide supply range: 26V  
Latched inputs for easy interfacing  
Fanout of 10 LS-TTL loads  
Connection Diagram  
Dual-In-Line Package  
TL/F/5326–1  
Top View  
Order Number MM54HC237 or MM74HC237  
Truth Table  
INPUTS  
OUTPUTS  
ENABLE  
GL G1 G2  
SELECT  
C
B
A
Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7  
X
X
X
L
H
X
X
X
X
X
X
X
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
H
H
H
L
L
L
L
L
L
L
L
L
L
H
H
L
H
L
H
L
L
L
L
H
L
L
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
H
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
L
L
H
H
L
H
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
H
L
L
L
L
H
L
L
L
H
L
L
L
L
H
L
H
Output corresponding to stored  
address, L; all others, H  
H
H
L
X
X
X
e
e
e
low level, X irrelevant  
H
high level, L  
C
1995 National Semiconductor Corporation  
TL/F/5326  
RRD-B30M105/Printed in U. S. A.  

与MM74HC237J相关器件

型号 品牌 获取价格 描述 数据表
MM74HC237J/A+ NSC

获取价格

IC,DECODER/DEMUX,3-TO-8-LINE,HC-CMOS,DIP,16PIN,CERAMIC
MM74HC237M ROCHESTER

获取价格

Decoder/Driver, HC/UH Series, True Output, CMOS, PDSO16, PLASTIC, SO-16
MM74HC237M NSC

获取价格

IC HC/UH SERIES, OTHER DECODER/DRIVER, TRUE OUTPUT, PDSO16, PLASTIC, SO-16, Decoder/Driver
MM74HC237M/A+ NSC

获取价格

IC,DECODER/DEMUX,3-TO-8-LINE,HC-CMOS,SOP,16PIN,PLASTIC
MM74HC237MX TI

获取价格

HC/UH SERIES, 3 LINE TO 8 LINE MULTIPLEXER AND DEMUX/DECODER, TRUE OUTPUT, PDSO16, PLASTIC
MM74HC237N NSC

获取价格

3-to-8 Line Decoder With Address Latches
MM74HC237N/B+ NSC

获取价格

IC,DECODER/DEMUX,3-TO-8-LINE,HC-CMOS,DIP,16PIN,PLASTIC
MM74HC240 FAIRCHILD

获取价格

Inverting Octal 3-STATE Buffer
MM74HC240_05 FAIRCHILD

获取价格

Inverting Octal 3-STATE Buffer
MM74HC240J NSC

获取价格

HC/UH SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CDIP20, CERDIP-20