5秒后页面跳转
MM74C195J PDF预览

MM74C195J

更新时间: 2024-01-05 15:25:59
品牌 Logo 应用领域
美国国家半导体 - NSC 触发器逻辑集成电路输出元件输入元件
页数 文件大小 规格书
6页 130K
描述
4-Bit Registers

MM74C195J 技术参数

生命周期:Obsolete零件包装代码:DIP
包装说明:DIP,针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.84其他特性:COMPLEMENTARY SERIAL SHIFT RIGHT OUTPUT; J AND KBAR SERIAL INPUT
计数方向:RIGHT系列:CMOS
JESD-30 代码:R-PDIP-T16长度:19.305 mm
负载电容(CL):50 pF逻辑集成电路类型:PARALLEL IN PARALLEL OUT
位数:4功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
传播延迟(tpd):300 ns认证状态:Not Qualified
座面最大高度:5.08 mm最大供电电压 (Vsup):15 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:INDUSTRIAL端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:2 MHzBase Number Matches:1

MM74C195J 数据手册

 浏览型号MM74C195J的Datasheet PDF文件第2页浏览型号MM74C195J的Datasheet PDF文件第3页浏览型号MM74C195J的Datasheet PDF文件第4页浏览型号MM74C195J的Datasheet PDF文件第5页浏览型号MM74C195J的Datasheet PDF文件第6页 
February 1988  
MM54C195/MM74C195 4-Bit Registers  
General Description  
Features  
Y
Medium speed operation  
8.5 MHz (typ.) with 10V  
supply and 50 pF load  
The MM54C195/MM74C195 CMOS 4-bit registers feature  
parallel inputs, parallel outputs, J-K serial inputs, shift/load  
control input and a direct overriding clear. The following two  
modes of operation are possible:  
Y
High noise immunity  
0.45 V (typ.)  
CC  
Y
Low power  
100 nW (typ.)  
Drive 2 LPTTL loads  
3V to 15V  
Y
Parallel Load  
Tenth power TTL compatible  
Y
Supply voltage range  
Shift in direction Q towards Q  
A
D
Y
Synchronous parallel load  
Parallel loading is accomplished by applying the four bits of  
data and taking the shift/load control of input low. The data  
is loaded into the associated flip-flops and appears at the  
outputs after the positive transition of the clock input. During  
parallel loading, serial data flow is inhibited.  
Y
Parallel inputs and outputs from each flip-flop  
Direct overriding clear  
Y
Y
Y
Y
Y
J and K inputs to first stage  
Complementary outputs from last stage  
Positive-edge triggered clocking  
Serial shifting is accomplished synchronously when the  
shift/load control input is high. Serial data for this mode is  
entered at the J-K inputs. These inputs allow the first stage  
to perform as a J-K, D, or T-type flip flop as shown in the  
truth table.  
Diode clamped inputs to protect against static charge  
Applications  
Y
Y
Y
Y
Y
Automotive  
Alarm systems  
Remote metering  
Industrial electronics  
Computers  
Y
Data terminals  
Y
Instrumentation  
Y
Medical electronics  
Schematic and Connection Diagrams  
P
Pin 16 to V  
TL/F/5902–1  
CC  
Dual-In-Line Package  
TL/F/5902–2  
Top View  
Order Number MM54C195 or MM74C195  
C
1995 National Semiconductor Corporation  
TL/F/5902  
RRD-B30M105/Printed in U. S. A.  

与MM74C195J相关器件

型号 品牌 获取价格 描述 数据表
MM74C195J/A+ TI

获取价格

IC,SHIFT REGISTER,CMOS,DIP,16PIN,CERAMIC
MM74C195N NSC

获取价格

4-Bit Registers
MM74C195NBPLUS TI

获取价格

CMOS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, PLA
MM74C20 NSC

获取价格

Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter, Triple 3-Input NAND Gate, Dua
MM74C200 TI

获取价格

256-Bit TRI-STATE Random Access Read/Write Memory
MM74C200D NSC

获取价格

IC,SRAM,256X1,CMOS,DIP,16PIN,CERAMIC
MM74C200D/A+ NSC

获取价格

IC,SRAM,256X1,CMOS,DIP,16PIN,CERAMIC
MM74C200J/A+ NSC

获取价格

IC,SRAM,256X1,CMOS,DIP,16PIN,CERAMIC
MM74C20J TI

获取价格

TTL/H/L SERIES, DUAL 4-INPUT NAND GATE, CDIP14, CERAMIC, DIP-14
MM74C20N TI

获取价格

TTL/H/L SERIES, DUAL 4-INPUT NAND GATE, PDIP14, DIP-14