MK50DN512CMD10R PDF预览

MK50DN512CMD10R

更新时间: 2025-08-21 19:36:07
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
19页 167K
描述

MK50DN512CMD10R 数据手册

 浏览型号MK50DN512CMD10R的Datasheet PDF文件第2页浏览型号MK50DN512CMD10R的Datasheet PDF文件第3页浏览型号MK50DN512CMD10R的Datasheet PDF文件第4页浏览型号MK50DN512CMD10R的Datasheet PDF文件第5页浏览型号MK50DN512CMD10R的Datasheet PDF文件第6页浏览型号MK50DN512CMD10R的Datasheet PDF文件第7页 
KINETIS_5N22D  
Rev 19 DEC 2013  
Freescale Semiconductor  
Mask Set Errata  
Mask Set Errata for Mask 5N22D  
Introduction  
This report applies to mask 5N22D for these products:  
• KINETIS  
Errata ID  
Errata Title  
6804  
CJTAG: Performing a mode change from Standard Protocol to Advanced Protocol may reset the CJTAG.  
CJTAG: possible incorrect TAP state machine advance during Check Packet  
Core: Interrupted loads to SP can cause erroneous behavior  
6990  
6939  
4588  
6358  
4710  
6484  
DMAMUX: When using PIT with "always enabled" request, DMA request does not deassert correctly  
ENET: Write to Transmit Descriptor Active Register (ENET_TDAR) is ignored  
FTM: FTMx_PWMLOAD register does not support 8-/16-bit accesses  
FTM: The process of clearing the FTMx_SC[TOF] bit does not work as expected under a certain condition  
when the FTM counter reaches FTM_MOD value.  
5641  
FlexCAN: Module does not transmit a message that is enabled to be transmitted at a specific moment  
during the arbitration process.  
6573  
4590  
5130  
JTAG: JTAG TDO function on the PTA2 disables the pull resistor  
MCG: Transitioning from VLPS to VLPR low power modes while in BLPI clock mode is not supported.  
SAI: Under certain conditions, the CPU cannot reenter STOP mode via an asynchronous interrupt  
wakeup event  
3981  
3982  
4624  
3977  
4627  
SDHC: ADMA fails when data length in the last descriptor is less or equal to 4 bytes  
SDHC: ADMA transfer error when the block size is not a multiple of four  
SDHC: AutoCMD12 and R1b polling problem  
SDHC: Does not support Infinite Block Transfer Mode  
SDHC: Erroneous CMD CRC error and CMD Index error may occur on sending new CMD during data  
transfer  
3980  
6934  
3983  
SDHC: Glitch is generated on card clock with software reset or clock divider change  
SDHC: Issues with card removal/insertion detection  
SDHC: Problem when ADMA2 last descriptor is LINK or NOP  
Table continues on the next page...  
© 2013 Freescale Semiconductor, Inc.  

MK50DN512CMD10R 替代型号

型号 品牌 替代类型 描述 数据表
MK50DN512CMD10 NXP

完全替代

Kinetis® K50-100 MHz, USB Microcontrollers (MCUs) based on Arm®<

与MK50DN512CMD10R相关器件

型号 品牌 获取价格 描述 数据表
MK50DN512ZCLL10 NXP

获取价格

Kinetis K 32-bit MCU, ARM Cortex-M4 core, 512KB Flash, 100MHz, Analog Measurement Engine,
MK50DN512ZCLQ10 NXP

获取价格

Kinetis K 32-bit MCU, ARM Cortex-M4 core, 512KB Flash, 100MHz, Analog Measurement Engine,
MK50DN512ZCLQ10R NXP

获取价格

FLASH, 100MHz, RISC MICROCONTROLLER, PQFP144, 20 X 20 MM, LQFP-144
MK50DN512ZCMD10 NXP

获取价格

32-BIT, FLASH, 100MHz, RISC MICROCONTROLLER, PBGA144, 13 X 13 MM, MAPBGA-144
MK50DN512ZCMD10R NXP

获取价格

FLASH, 100MHz, RISC MICROCONTROLLER, PBGA144, 13 X 13 MM, MAPBGA-144
MK50DN512ZCYY10 FREESCALE

获取价格

Integrated measurement engine, Ethernet and LCD
MK50DX128CLH7 FREESCALE

获取价格

K50 Sub-Family
MK50DX128CLH7 NXP

获取价格

Kinetis® K50-72 MHz, USB Microcontrollers (MCUs) based on Arm®
MK50DX128CLH7R NXP

获取价格

Kinetis K 32-bit MCU, ARM Cortex-M4 core, 128KB Flash, 72MHz, Analog Measurement Engine, Q
MK50DX128CLK7 FREESCALE

获取价格

K50 Sub-Family