5秒后页面跳转
MC74VHC1G135DTR2 PDF预览

MC74VHC1G135DTR2

更新时间: 2024-01-06 09:23:55
品牌 Logo 应用领域
安森美 - ONSEMI 输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
6页 142K
描述
AHC/VHC SERIES, 2-INPUT NAND GATE, PDSO5, SC-59, SOT-23, TSOP-5

MC74VHC1G135DTR2 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSOP
包装说明:TSOP,针数:5
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.63系列:AHC/VHC
JESD-30 代码:R-PDSO-G5JESD-609代码:e0
长度:3 mm逻辑集成电路类型:NAND GATE
功能数量:1输入次数:2
端子数量:5最高工作温度:125 °C
最低工作温度:-55 °C输出特性:OPEN-DRAIN
封装主体材料:PLASTIC/EPOXY封装代码:TSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):19.6 ns
认证状态:Not Qualified座面最大高度:1.1 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:TIN LEAD端子形式:GULL WING
端子节距:0.95 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.5 mm
Base Number Matches:1

MC74VHC1G135DTR2 数据手册

 浏览型号MC74VHC1G135DTR2的Datasheet PDF文件第2页浏览型号MC74VHC1G135DTR2的Datasheet PDF文件第3页浏览型号MC74VHC1G135DTR2的Datasheet PDF文件第4页浏览型号MC74VHC1G135DTR2的Datasheet PDF文件第5页浏览型号MC74VHC1G135DTR2的Datasheet PDF文件第6页 
MC74VHC1G135  
2-Input NAND  
Schmitt-Trigger with  
Open Drain Output  
The MC74VHC1G135 is a single gate CMOS Schmitt NAND  
trigger with an open drain output fabricated with silicon gate CMOS  
technology. It achieves high speed operation similar to equivalent  
Bipolar Schottky TTL while maintaining CMOS low power  
dissipation.  
http://onsemi.com  
MARKING  
DIAGRAMS  
The internal circuit is composed of three stages, including an open  
drain output which provides the capability to set the output switching  
level. This allows the MC74VHC1G135 to be used to interface 5 V  
5
5
1
VZ M G  
circuits to circuits of any voltage between V and 7 V using an  
SC88A/SOT353/SC70  
DF SUFFIX  
CC  
G
external resistor and power supply.  
1
5
CASE 419A  
The MC74VHC1G135 input structure provides protection when  
voltages up to 7 V are applied, regardless of the supply voltage.  
The MC74VHC1G135 can be used to enhance noise immunity or to  
square up slowly changing waveforms.  
5
VZ M G  
1
TSOP5/SOT23/SC59  
DT SUFFIX  
G
Features  
1
High Speed: t = 4.9 ns (Typ) at V = 5 V  
PD  
CC  
CASE 483  
Low Internal Power Dissipation: I = 1 mA (Max) at T = 25°C  
CC  
A
VZ = Device Code  
Power Down Protection Provided on Inputs  
M
G
= Date Code*  
= PbFree Package  
Pin and Function Compatible with Other Standard Logic Families  
Chip Complexity: FETs = 70; Equivalent Gates = 18  
PbFree Packages are Available  
(Note: Microdot may be in either location)  
*Date Code orientation and/or position may vary  
depending upon manufacturing location.  
PIN ASSIGNMENT  
1
2
3
4
5
IN B  
IN A  
V
IN B  
IN A  
GND  
1
2
3
5
CC  
GND  
OUT Y  
OVT  
V
CC  
OUT Y  
4
FUNCTION TABLE  
Inputs  
Output  
Y
A
B
Figure 1. Pinout (Top View)  
L
L
L
H
L
Z
Z
Z
L
H
H
IN A  
IN B  
&
OUT Y  
H
Figure 2. Logic Symbol  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
© Semiconductor Components Industries, LLC, 2010  
1
Publication Order Number:  
April, 2010 Rev. 16  
MC74VHC1G135/D  

与MC74VHC1G135DTR2相关器件

型号 品牌 获取价格 描述 数据表
MC74VHC1G135DTT1 ONSEMI

获取价格

2−Input NAND Schmitt−Trigger with Open Drain Output
MC74VHC1G135DTT1 LRC

获取价格

2-Input NANDSchmitt-Trigger with Open Drain Output
MC74VHC1G135DTT1G ONSEMI

获取价格

IC AHC/VHC SERIES, 2-INPUT NAND GATE, PDSO5, SC-59, SOT-23, TSOP-5, Gate
MC74VHC1G135DTT3 LRC

获取价格

2-Input NANDSchmitt-Trigger with Open Drain Output
MC74VHC1G135DTT3 ONSEMI

获取价格

AHC/VHC SERIES, 2-INPUT NAND GATE, PDSO5, SC-59, SOT-23, TSOP-5
MC74VHC1G14 ONSEMI

获取价格

Schmitt-Trigger Inverter
MC74VHC1G14 ETL

获取价格

Schmitt-Trigger Inverter
MC74VHC1G14_07 ONSEMI

获取价格

Single Schmitt−Trigger Inverter
MC74VHC1G14DBVT1G ONSEMI

获取价格

Single Inverter, Schmitt Trigger Input
MC74VHC1G14DFR2 MOTOROLA

获取价格

AHC/VHC SERIES, 1-INPUT INVERT GATE, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN