Datasheet > 逻辑 > 栅极> MC74VHC1G14MU2TCG

MC74VHC1G14MU2TCG

更新时间： 2024-11-05 11:01:47

品牌	Logo	应用领域
安森美 - ONSEMI		栅栅极
页数	文件大小	规格书
6页	79K
描述
Single Inverter, Schmitt Trigger Input

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MC74VHC1G14MU2TCG 数据手册

浏览型号MC74VHC1G14MU2TCG的Datasheet PDF文件第2页

浏览型号MC74VHC1G14MU2TCG的Datasheet PDF文件第3页

浏览型号MC74VHC1G14MU2TCG的Datasheet PDF文件第4页

浏览型号MC74VHC1G14MU2TCG的Datasheet PDF文件第5页

浏览型号MC74VHC1G14MU2TCG的Datasheet PDF文件第6页

MC74VHC1GT14

Schmitt−Trigger Inverter /

CMOS Logic Level Shifter

LSTTL−Compatible Inputs

The MC74VHC1GT14 is a single gate CMOS Schmitt−trigger

inverter fabricated with silicon gate CMOS technology. It achieves

high speed operation similar to equivalent Bipolar Schottky TTL

while maintaining CMOS low power dissipation.

http://onsemi.com

MARKING

The internal circuit is composed of three stages, including a buffer

output which provides high noise immunity and stable output.

The device input is compatible with TTL−type input thresholds and

the output has a full 5 V CMOS level output swing. The input protection

circuitry on this device allows overvoltage tolerance on the input,

allowing the device to be used as a logic−level translator from 3 V

CMOS logic to 5 V CMOS Logic or from 1.8 V CMOS logic to 3 V

CMOS Logic while operating at the high−voltage power supply.

The MC74VHC1GT14 input structure provides protection when

voltages up to 7 V are applied, regardless of the supply voltage. This

allows the MC74VHC1GT14 to be used to interface 5 V circuits to 3 V

DIAGRAMS

VC M G

SC−88A/SC70−5/SOT−353

DF SUFFIX

CASE 419A

VC M G

circuits. The output structures also provide protection when V = 0 V.

These input and output structures help prevent device destruction

caused by supply voltage − input/output voltage mismatch, battery

backup, hot insertion, etc. The MC74VHC1GT14 can be used to

enhance noise immunity or to square up slowly changing waveforms.

TSOP−5/SOT23−5/SC59−5

DT SUFFIX

CASE 483

VC = Device Code

= Date Code*

= Pb−Free Package

Features

• High Speed: t = 4.5 ns (Typ) at V = 5 V

• Low Power Dissipation: I = 1 mA (Max) at T = 25°C

• TTL−Compatible Inputs: V = 0.8 V; V = 2 V

(Note: Microdot may be in either location)

*Date Code orientation and/or position may vary

depending upon manufacturing location.

• CMOS−Compatible Outputs: V > 0.8 V ; V < 0.1 V @Load

• Power Down Protection Provided on Inputs and Outputs

• Balanced Propagation Delays

• Pin and Function Compatible with Other Standard Logic Families

• Chip Complexity: FETs = 100; Equivalent Gates = 25

• Pb−Free Packages are Available

PIN ASSIGNMENT

IN A

GND

OUT Y

FUNCTION TABLE

IN A

A Input

Y Output

GND

OUT Y

Figure 1. Pinout (Top View)

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 4 of this data sheet.

IN A

OUT Y

Figure 2. Logic Symbol

Publication Order Number:

February, 2007 − Rev. 12

MC74VHC1GT14/D

12 3 4 5 6

中文翻译

下载PDF

与MC74VHC1G14MU2TCG相关器件

型号	品牌	获取价格	描述	数据表
MC74VHC1G14P5T5G	ONSEMI	获取价格	Single Inverter, Schmitt Trigger Input
MC74VHC1G14P5T5G-L22088	ONSEMI	获取价格	Single Inverter, Schmitt Trigger Input
MC74VHC1G32	ETL	获取价格	2-Input OR Gate
MC74VHC1G32	ONSEMI	获取价格	2-Input OR Gate
MC74VHC1G32_13	ONSEMI	获取价格	Single 2-Input OR Gate
MC74VHC1G32DBVT1G	ONSEMI	获取价格	单路 2 输入 OR 门极
MC74VHC1G32DFR2	ONSEMI	获取价格	AHC/VHC SERIES, 2-INPUT OR GATE, PDSO5, SC-70, SC-88A, SOT-353, 5 PIN
MC74VHC1G32DFT1	LRC	获取价格	2-Input OR Gate
MC74VHC1G32DFT1	ONSEMI	获取价格	2-Input OR Gate
MC74VHC1G32DFT1	ETL	获取价格	2-Input OR Gate

与MC74VHC1G14MU2TCG相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

33
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1G14MU2TCG

MC74VHC1G14MU2TCG 数据手册

与MC74VHC1G14MU2TCG相关器件

与MC74VHC1G14MU2TCG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC74VHC1G14MU2TCG

MC74VHC1G14MU2TCG 数据手册

与MC74VHC1G14MU2TCG相关器件

与MC74VHC1G14MU2TCG相关文章

您还可以找

您在本页遇到什么问题？