是否无铅: | 不含铅 | 是否Rohs认证: | 符合 |
生命周期: | Obsolete | 零件包装代码: | DIP |
包装说明: | LEAD FREE, PLASTIC, DIP-14 | 针数: | 14 |
Reach Compliance Code: | unknown | HTS代码: | 8542.39.00.01 |
Factory Lead Time: | 1 week | 风险等级: | 5.07 |
Is Samacsys: | N | 系列: | AC |
JESD-30 代码: | R-PDIP-T14 | JESD-609代码: | e3 |
长度: | 18.86 mm | 负载电容(CL): | 50 pF |
逻辑集成电路类型: | AND GATE | 最大I(ol): | 0.012 A |
功能数量: | 4 | 输入次数: | 2 |
端子数量: | 14 | 最高工作温度: | 85 °C |
最低工作温度: | -40 °C | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | DIP | 封装等效代码: | DIP14,.3 |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
包装方法: | RAIL | 峰值回流温度(摄氏度): | 260 |
电源: | 3.3/5 V | Prop。Delay @ Nom-Sup: | 10 ns |
传播延迟(tpd): | 10 ns | 认证状态: | Not Qualified |
施密特触发器: | NO | 座面最大高度: | 4.69 mm |
子类别: | Gates | 最大供电电压 (Vsup): | 6 V |
最小供电电压 (Vsup): | 2 V | 标称供电电压 (Vsup): | 5 V |
表面贴装: | NO | 技术: | CMOS |
温度等级: | INDUSTRIAL | 端子面层: | Matte Tin (Sn) - annealed |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | 40 |
宽度: | 7.62 mm | Base Number Matches: | 1 |
型号 | 品牌 | 替代类型 | 描述 | 数据表 |
MC74AC08N | ONSEMI |
完全替代 |
QUAD 2-INPUT AND GATE | |
74AC08B | STMICROELECTRONICS |
完全替代 |
QUAD 2-INPUT AND GATE | |
SN74AC08N | TI |
功能相似 |
QUADRUPLE 2-INPUT POSITIVE-AND GATES |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
MC74AC10 | ONSEMI |
获取价格 |
TRIPLE 3-INPUT NAND GATE | |
MC74AC10_15 | ONSEMI |
获取价格 |
Triple 3-Input NAND Gate | |
MC74AC109 | ONSEMI |
获取价格 |
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP | |
MC74AC109D | ONSEMI |
获取价格 |
Dual JK Positive Edge−Triggered Flip−Flop | |
MC74AC109D | MOTOROLA |
获取价格 |
DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP | |
MC74AC109DC | MOTOROLA |
获取价格 |
暂无描述 | |
MC74AC109DCR1 | MOTOROLA |
获取价格 |
J-Kbar Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, | |
MC74AC109DR2 | ONSEMI |
获取价格 |
Dual JK Positive Edge−Triggered Flip−Flop | |
MC74AC109DR2 | ROCHESTER |
获取价格 |
J-Kbar Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 2-Bit, Complementary Output, | |
MC74AC109DT | ONSEMI |
获取价格 |
Dual JK Positive Edge−Triggered Flip−Flop |