5秒后页面跳转
MC10EL34 PDF预览

MC10EL34

更新时间: 2024-02-26 16:57:02
品牌 Logo 应用领域
安森美 - ONSEMI 时钟发生器
页数 文件大小 规格书
3页 98K
描述
±2,±4,±8 Clock Generation Chip

MC10EL34 技术参数

是否无铅: 含铅生命周期:Active
零件包装代码:SOIC包装说明:LEAD FREE, SO-16
针数:16Reach Compliance Code:unknown
风险等级:5.74其他特性:NECL MODE: VCC = 0V WITH VEE = -4.2V TO -5.7V
系列:10EL输入调节:DIFFERENTIAL
JESD-30 代码:R-PDSO-G16JESD-609代码:e3
长度:9.9 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:NOT SPECIFIED功能数量:1
反相输出次数:端子数量:16
实输出次数:3最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
传播延迟(tpd):1.2 ns认证状态:COMMERCIAL
Same Edge Skew-Max(tskwd):0.05 ns座面最大高度:1.75 mm
最大供电电压 (Vsup):5.7 V最小供电电压 (Vsup):4.2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:ECL温度等级:INDUSTRIAL
端子面层:MATTE TIN端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:40宽度:3.9 mm
最小 fmax:1100 MHzBase Number Matches:1

MC10EL34 数据手册

 浏览型号MC10EL34的Datasheet PDF文件第2页浏览型号MC10EL34的Datasheet PDF文件第3页 
SEMICONDUCTOR TECHNICAL DATA  
÷ ÷ ÷  
The MC10/100EL34 is a low skew ÷2, ÷4, ÷8 clock generation chip  
designed explicitly for low skew clock generation applications. The  
internal dividers are synchronous to each other, therefore, the common  
output edges are all precisely aligned. The device can be driven by either  
a differential or single-ended ECL or, if positive power supplies are used,  
PECL input signal. In addition, by using the V  
source can be AC coupled into the device (see Interfacing section of the  
ECLinPS Data Book DL140/D). If a single-ended input is to be used, the  
output, a sinusoidal  
BB  
16  
V
output should be connected to the CLK input and bypassed to ground  
BB  
via a 0.01µF capacitor. The V  
1
output is designed to act as the switching  
BB  
reference for the input of the EL34 under single-ended input conditions,  
as a result, this pin can only source/sink up to 0.5mA of current.  
D SUFFIX  
PLASTIC SOIC PACKAGE  
CASE 751B-05  
The common enable (EN) is synchronous so that the internal dividers  
will only be enabled/disabled when the internal clock is already in the  
LOW state. This avoids any chance of generating a runt clock pulse on  
the internal clock when the device is enabled/disabled as can happen  
with an asynchronous control. An internal runt pulse could lead to losing  
synchronization between the internal divider stages. The internal enable  
flip-flop is clocked on the falling edge of the input clock, therefore, all  
associated specification limits are referenced to the negative edge of the  
clock input.  
Upon startup, the internal flip-flops will attain a random state; the  
master reset (MR) input allows for the synchronization of the internal  
dividers, as well as multiple EL34s in a system.  
PIN DESCRIPTION  
FUNCTION  
PIN  
CLK  
EN  
MR  
Diff Clock Inputs  
Sync Enable  
Master Reset  
Reference Output  
Diff ÷2 Outputs  
Diff ÷4 Outputs  
Diff ÷8 Outputs  
50ps Output-to-Output Skew  
Synchronous Enable/Disable  
Master Reset for Synchronization  
75kInternal Input Pulldown Resistors  
>1000V ESD Protection  
V
BB  
Q
Q
Q
0
1
2
FUNCTION TABLE  
LOGIC DIAGRAM AND PINOUT ASSIGNMENT  
CLK  
Z
EN  
L
MR FUNCTION  
V
EN  
15  
NC  
14  
CLK CLK  
V
MR  
10  
V
CC  
BB  
EE  
L
L
Divide  
16  
13  
12  
11  
9
ZZ  
X
H
Hold Q  
0–3  
D
Q
X
H
Reset Q  
0–3  
R
Z = Low-to-High Transition  
ZZ = High-to-Low Transition  
÷2  
÷4  
÷8  
Q
R
Q
R
Q
R
1
2
3
4
5
6
7
8
Q0  
Q0  
V
Q1  
Q1  
V
Q2  
Q2  
CC  
CC  
12/93  
Motorola, Inc. 1996  
REV 2  

与MC10EL34相关器件

型号 品牌 获取价格 描述 数据表
MC10EL34_06 ONSEMI

获取价格

5V ECL ±2, ±4, ±8 Clock Generation Chip
MC10EL34D ONSEMI

获取价格

5V ECL ±2, ±4, ±8 Clock Generation Chip
MC10EL34D MOTOROLA

获取价格

±2, ±4, ±8 Clock Generation Chip
MC10EL34DG ONSEMI

获取价格

5V ECL ±2, ±4, ±8 Clock Generation Chip
MC10EL34DR2 ONSEMI

获取价格

±2,±4,±8 Clock Generation Chip
MC10EL34DR2G ONSEMI

获取价格

5V ECL ±2, ±4, ±8 Clock Generation Chip
MC10EL35 ONSEMI

获取价格

JK Flip-Flop
MC10EL35_06 ONSEMI

获取价格

5V ECL JK Flip-Flop
MC10EL35D ONSEMI

获取价格

5V ECL JK Flip-Flop
MC10EL35D MOTOROLA

获取价格

JK Flip-Flop.