Datasheet
MB86065
May 2011
Version 1.1
14-bit 1+GSa/s DAC
FME/MS/DAC80S/DS/5344
The Fujitsu MB86065 is a 14-bit 1+GSa/s digital to analog
converter (DAC), delivering exceptional dynamic performance
and backwards compatibility with ‘DAC A’ of the MB86064.
The high performance DAC core is capable of generating
multi-standard, multi-carrier communication transmit signals,
suitable for 2, 2.5, 3G systems and beyond. DAC data is input
via a high-speed LVDS port. This operates in a pseudo double
data rate (DDR) mode, with data latched on both rising and
falling edges of the clock. Alternatively, the device can be
configured as a multiplexed dual-port single DAC. To simplify
system integration the DAC operates from a clock running at
half the DAC conversion rate.
Plastic Package
EFBGA-120
Features
• 14-bit, 1+GSa/s Digital to Analog conversion
• Exceptional dynamic performance
Package Dimensions
12 x 12 mm
• 74dBc ACLR for 4 UMTS carriers @ 276MHz direct-IF
• 71dBc ACLR for 4 UMTS carriers @ 414MHz direct-IF
• Proprietary performance enhancement features
• LVDS data interface
Pin Assignment
• Register selectable on-chip LVDS termination resistors
• Fujitsu 4-wire serial control interface
AC19
AA19
AC17
AA17
AC15
AA15
AC13
AA13
AC11
AA11
AC9
AA9
AC7
AA7
AC5
AA5
• Two 16k point programmable on-chip waveform memories
• Low power 3.3V analog and 1.8V digital operation
• 750mW power dissipation at 1GSa/s
AB18
Y18
AB16
Y16
AB14
Y14
AB12
Y12
AB10
Y10
AB8
Y8
AB6
Y6
X_A9
A9
DVDD
X_A7
W23
U23
R23
N23
L23
J23
G23
E23
W21
U21
R21
N21
L21
J21
G21
E21
X_B10
B10
W3
U3
R3
N3
L3
W1
U1
R1
N1
L1
X_A10
X_B9
B9
DVDD
X_B7
V22
T22
P22
M22
K22
H22
F22
V20
T20
P20
M20
K20
H20
F20
V4
T4
V2
T2
A10
DVSS
X_A8
A8
DVSS
X_B8
B8
X_B6
B6
DVSS
X_B3
A7
• Industrial temperature range operation (-40°C to +85°C)
R14
N14
L14
J14
R12
N12
L12
J12
R10
N10
L10
J10
B7
X_A5
P4
M4
K4
H4
F4
P2
M2
K2
H2
F2
P15
M15
K15
P13
M13
K13
P11
M11
K11
P9
M9
K9
X_A6
B6
X_B5
A5
B5
DVDD
X_A4
DVDD
DVSS
X_A3
A3
X_B4
B4
A4
X_A2
A2
B3
X_B1
B1
Applications
• Multi-carrier, Multi-standard wireless infrastructure
J3
J1
X_A2
A1
X_B2
B2
DVDD
All centre pins : TG
DVDD
DVDD
DVSS
DVSS
NC
G3
E3
G1
E1
DVSS
NC
DVDD
DVSS
NC
NC
• CDMA, W-CDMA, GSM/EDGE, UMTS, LTE, WiMAX
• Direct-RF at 450MHz, LTE-20MHz across 70MHz DL
D18
B18
D16
B16
D14
B14
D12
B12
D10
B10
D8
B8
D6
B6
Index
C19
C17
A17
C15
A15
C13
A13
C11
A11
C9
A9
C7
A7
C5
A5
A19
• Wideband radio systems using high Direct-IF architectures
• Arbitrary waveform generation & Test equipment
• Laser drive circuits
Not to scale. Viewed from above.
© 2004-2011 Fujitsu Semiconductor Europe GmbH
Production
Page 1 of 56
Disclaimer: The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU
SEMICONDUCTOR sales representatives before ordering. The information and circuit diagrams in this document are
presented “as is”, no license is granted by implication or otherwise.