Datasheet > MAX9311

MAX9311

更新时间： 2023-12-20 18:44:19

品牌	Logo	应用领域
亚德诺 - ADI		时钟驱动驱动器
页数	文件大小	规格书
12页	369K
描述
1:10差分LVPECL/LVECL/HSTL时钟和数据驱动器

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MAX9311 数据手册

1:10 Differential LVPECL/LVECL/HSTL

Clock and Data Drivers

AC ELECTRICAL CHARACTERISTICS

- V = 2.25V to 3.8V, outputs loaded with 50Ω 1ꢀ to V

- 2V, input frequency = 1.5GHz, input transition time = 125ps

(20ꢀ to 80ꢀ), CLKSEL = high or low, V

= V + 1.2V to V , V

= V to V

- 0.15V, V

- V

= 0.15V to the smaller of 3V or

IHD

CC ILD

IHD

ILD

- V , unless otherwise noted. Typical values are at V

- V = 3.3V, V

= V -1V, V = V -1.5V.) (Note 7)

IHD

CC ILD CC

-40°C

+25°C

+85°C

PARAMETER SYMBOL CONDITIONS

UNITS

MIN

TYP

MAX

MIN

TYP

MIN

TYP

MAX

Differential

Input-to-

Output Delay

PLHD

Figure 2

220

321

380

220

312

410

260

322

400

PHLD

Output-to-

Output Skew

(Note 8)

SKOO

Part-to-Part

Skew (Note 9)

1.2

160

2.5

2.6

1.2

190

2.5

2.6

1.2

140

2.5

2.6

SKPP

= 1.5GHz,

Clock pattern

Added

Random Jitter

(Note 10)

(RMS)

= 3.0GHz,

Clock pattern

Added

Deterministic

Jitter (Note 10)

3Gbps,

2²³-1 PRBS

pattern

(p-p)

- V

≥

350mV, Clock

pattern,

2.0

3.0

2.0

Figure 2

Switching

Frequency

GHz

MAX

- V

≥

500mV, Clock

pattern,

1.5

Figure 2

Output

Rise/Fall Time

(20ꢀ to 80ꢀ)

t , t

Figure 2

100

112

140

100

116

140

100

121

140

Note 1: Measurements are made with the device in thermal equilibrium.

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative.

Note 3: Single-ended input operation using V is limited to V

- V = 3.0V to 3.8V for the MAX9311 and V

- V = 2.7V to 3.8V

CC EE

for the MAX9313.

Note 4: DC parameters production tested at T = +25°C. Guaranteed by design and characterization over the full operating temper-

ature range.

Note 5: Use V only for inputs that are on the same device as the V reference.

Note 6: All pins open except V

and V

Note 7: Guaranteed by design and characterization. Limits are set at 6 sigma.

Note 8: Measured between outputs of the same part at the signal crossing points for a same-edge transition.

Note 9: Measured between outputs of different parts at the signal crossing points under identical conditions for a same-edge

transition.

Note 10:Device jitter added to the input signal.

_______________________________________________________________________________________

1 2 345 6 7...12

下载PDF

与MAX9311相关器件

型号	品牌	描述	获取价格	数据表
MAX9311ECJ	MAXIM	1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers	获取价格
MAX9311ECJ+T	MAXIM	Clock Driver, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7 MM, LQFP-32	获取价格
MAX9311ECJ-T	MAXIM	Low Skew Clock Driver, 9311 Series, 10 True Output(s), 0 Inverted Output(s), PQFP32, 7 X 7	获取价格
MAX9311EGJ	MAXIM	1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers	获取价格
MAX9311EGJ-T	MAXIM	Low Skew Clock Driver, 9311 Series, 10 True Output(s), 0 Inverted Output(s), 5 X 5 MM, 0.9	获取价格
MAX9311EHJ	MAXIM	1:10 Differential LVPECL/LVECL/HSTL Clock and Data Drivers	获取价格