2-Wire-Interfaced 8-Bit I/O Port Expander
with Reset
Pin Description
PIN
TSSOP/
QSOP
THIN
NAME
FUNCTION
QFN
15
16
1
1
SCL
SDA
Serial Clock Line
Serial Data Line
2
3
AD0
Address Input 0
4
5
2
AD1
Address Input 1
3
AD2
Address Input 2
6
4
I/O0
Input/Output Port 0 (Open Drain)
Input/Output Port 1
Supply Ground
7
5
I/O1
8
6
GND
I/O2–I/O7
9–14
7–12
Input/Output Port 2—Input/Output Port 7
External Reset (Active Low). Pull RESET low to configure I/O pins as inputs. Set RESET
high for normal operation.
15
16
—
13
14
RESET
V+
Supply Voltage. Bypass with a 0.047µF capacitor to GND.
Exposed Pad on Package Underside. Connect to GND.
Exposed
pad
PAD
AD0
AD1
AD2
MAX7310
I/O0
I/O1
SCL
SDA
INPUT/
OUTPUT
PORTS
I/O2
I/O3
I/O4
I/O5
I/O6
I/O7
SMBus
CONTROL
8 BIT
INPUT
FILTER
WRITE PULSE
READ PULSE
N
V+
POWER-ON
RESET
RESET
GND
Figure 1. MAX7310 Block Diagram
port register, a polarity inversion register, a configura-
tion register, and a bus timeout register. An active-low
reset input sets the eight I/O lines as inputs. Three
slave ID address select pins (AD0, AD1, and AD2)
choose one of 56 slave ID addresses (Figure 1).
Detailed Description
The MAX7310 general-purpose input/output (GPIO)
peripheral provides up to eight I/O ports, controlled
through an I2C-compatible serial interface. The
MAX7310 consists of an input port register, an output
_______________________________________________________________________________________________________
5