2-Wire-Interfaced 8-Bit I/O Port Expander
with Reset
DC ELECTRICAL CHARACTERISTICS (continued)
(V+ = 2.3V to 5.5V, GND = 0, RESET = V+, T = -40°C to +125°C, unless otherwise noted. Typical values are at V+ = 3.3V, T = +25°C.)
A
A
(Note 1)
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
µA
Leakage Current
-1
+1
Input Capacitance
10
pF
AC ELECTRICAL CHARACTERISTICS
(V+ = 2.3V to 5.5V, GND = 0, RESET = V+, T = -40°C to +125°C, unless otherwise noted.) (Note 1)
A
PARAMETER
SCL Clock Frequency
BUS Timeout
SYMBOL
CONDITIONS
MIN
TYP
MAX
400
60
UNITS
kHz
f
(Note 2)
SCL
TIMEOUT
t
30
ms
Bus Free Time Between STOP
and START Condition
t
Figure 2
Figure 2
1.3
µs
µs
µs
BUF
Hold Time (Repeated) START
Condition
t
0.6
HD, STA
Repeated START Condition Setup
Time
t
Figure 2
Figure 2
0.6
0.6
SU, STA
STOP Condition Setup Time
Data Hold Time
t
µs
µs
µs
µs
µs
ns
ns
SU, STO
t
Figure 2 (Note 3)
Figure 2
0.9
HD, DAT
Data Setup Time
t
0.1
1.3
0.7
SU, DAT
SCL Low Period
t
Figure 2
LOW
SCL High Period
t
Figure 2
HIGH
SCL/SDA Fall Time (Transmitting)
Pulse Width of Spike Supressed
PORT TIMING
t
F
Figure 2 (Note 4)
(Note 5)
250
1
t
50
SP
Output Data Valid
t
t
Figure 9
µs
µs
µs
PV
PS
PH
Input Data Setup Time
Input Data Hold Time
RESET
Figure 10
Figure 10
29
0
t
Reset Pulse Width
100
ns
Note 1: All parameters are 100% production tested at T = +25°C. Specifications over temperature are guaranteed by design.
A
Note 2: Minimum SCL clock frequency is limited by the MAX7310 bus timeout feature, which resets the serial bus interface if either
SDA or SCL is held low for a 30ms minimum.
Note 3: A master device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V of the SCL signal) in
IL
order to bridge the undefined region of SCL’s falling edge.
Note 4: t measured between 90% to 10% of V+.
F
Note 5: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.
_______________________________________________________________________________________
3