5秒后页面跳转
MAX5863 PDF预览

MAX5863

更新时间: 2024-02-16 04:46:23
品牌 Logo 应用领域
美信 - MAXIM /
页数 文件大小 规格书
26页 1671K
描述
Ultra-Low-Power, High-Dynamic Performance, 7.5Msps Analog Front End

MAX5863 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:QFN
包装说明:HVQCCN,针数:48
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.33Is Samacsys:N
JESD-30 代码:S-XQCC-N48JESD-609代码:e0
长度:7 mm湿度敏感等级:1
功能数量:1端子数量:48
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:UNSPECIFIED封装代码:HVQCCN
封装形状:SQUARE封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
峰值回流温度(摄氏度):240认证状态:Not Qualified
座面最大高度:0.8 mm标称供电电压:3 V
表面贴装:YES技术:CMOS
电信集成电路类型:RF AND BASEBAND CIRCUIT温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7 mm
Base Number Matches:1

MAX5863 数据手册

 浏览型号MAX5863的Datasheet PDF文件第2页浏览型号MAX5863的Datasheet PDF文件第3页浏览型号MAX5863的Datasheet PDF文件第4页浏览型号MAX5863的Datasheet PDF文件第5页浏览型号MAX5863的Datasheet PDF文件第6页浏览型号MAX5863的Datasheet PDF文件第7页 
19-2914; Rev 1; 10/03  
Ultra-Low-Power, High-Dynamic  
Performance, 7.5Msps Analog Front End  
General Description  
Features  
o Integrated Dual 8-Bit ADCs and Dual 10-Bit DACs  
o Ultra-Low Power  
The MAX5863 ultra-low-power, highly integrated analog  
front end is ideal for portable communication equipment  
such as handsets, PDAs, WLAN, and 3G wireless termi-  
nals. The MAX5863 integrates dual 8-bit receive ADCs  
and dual 10-bit transmit DACs while providing the high-  
est dynamic performance at ultra-low power. The ADCs’  
analog I-Q input amplifiers are fully differential and  
22.8mW at f  
20.7mW at f  
= 7.5MHz (Transceiver Mode)  
= 5.2MHz (Transceiver Mode)  
CLK  
CLK  
Low-Current Idle and Shutdown Modes  
o Excellent Dynamic Performance  
accept 1V  
full-scale signals. Typical I-Q channel  
P-P  
48.5dB SINAD at f = 1.875MHz (ADC)  
IN  
phase matching is 0.03° and amplitude matching is  
73dBc SFDR at f  
= 620kHz (DAC)  
OUT  
0.03dB. The ADCs feature 48.5dB SINAD and 69dBc  
spurious-free dynamic range (SFDR) at f = 1.875MHz  
IN  
o Excellent Gain/Phase Match  
and f  
= 7.5Msps. The DACs’ analog I-Q outputs are  
CLK  
0.03° Phase, 0.03dB Gain at f = 1.875MHz  
IN  
fully differential with 400mV full-scale output, and 1.4V  
common-mode level. Typical I-Q channel phase match is  
0.15° and gain match is 0.05dB. The DACs also fea-  
ture dual 10-bit resolution with 73dBc SFDR, and 61dB  
(ADC)  
o Internal/External Reference Option  
o +1.8V to +3.3V Digital Output Level (TTL/CMOS  
SNR at f  
= 620kHz and f  
= 7.5MHz.  
OUT  
CLK  
Compatible)  
The ADCs and DACs operate simultaneously or indepen-  
dently for frequency-division duplex (FDD) and time-divi-  
sion duplex (TDD) modes. A 3-wire serial interface  
controls power-down and transceiver modes of opera-  
o Multiplexed Parallel Digital Input/Output for  
ADCs/DACs  
o Miniature 48-Pin Thin QFN Package (7mm 7mm)  
o Evaluation Kit Available (Order MAX5865EVKIT)  
tion. The typical operating power is 22.8mW at f  
=
CLK  
7.5Msps with the ADCs and DACs operating simultane-  
ously in transceiver mode. The MAX5863 features an  
internal 1.024V voltage reference that is stable over the  
entire operating power-supply range and temperature  
range. The MAX5863 operates on a +2.7V to +3.3V ana-  
log power supply and a +1.8V to +3.3V digital I/O power  
supply for logic compatibility. The quiescent current is  
3.5mA in idle mode and 1µA in shutdown mode. The  
MAX5863 is specified for the extended (-40°C to +85°C)  
temperature range and is available in a 48-pin thin QFN  
package.  
Functional Diagram  
IA+  
ADC  
IA-  
ADC  
OUTPUT  
MUX  
DA0–DA7  
CLK  
QA+  
QA-  
ADC  
Applications  
Narrowband/Wideband CDMA Handsets  
and PDAs  
ID+  
ID-  
DAC  
DAC  
Fixed/Mobile Broadband Wireless Modems  
3G Wireless Terminals  
DAC  
INPUT  
MUX  
DD0–DD9  
QD+  
QD-  
Ordering Information  
REFP  
COM  
REFN  
PART  
TEMP RANGE  
-40 C to +85 C  
-40 C to +85 C  
PIN-PACKAGE  
SERIAL  
INTERFACE  
AND SYSTEM  
CONTROL  
48 Thin QFN-EP*  
(7mm x 7mm)  
DIN  
SCLK  
CS  
MAX5863ETM  
REF AND  
BIAS  
REFIN  
MAX5863E/D  
Dice**  
*EP = Exposed paddle.  
**Contact factory for dice specifications.  
MAX5863  
Pin Configuration appears at end of data sheet.  
________________________________________________________________ Maxim Integrated Products  
1
For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at  
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.  

与MAX5863相关器件

型号 品牌 获取价格 描述 数据表
MAX5863E/D MAXIM

获取价格

Ultra-Low-Power, High-Dynamic Performance, 7.5Msps Analog Front End
MAX5863ETM MAXIM

获取价格

Ultra-Low-Power, High-Dynamic Performance, 7.5Msps Analog Front End
MAX5863ETM+ MAXIM

获取价格

RF and Baseband Circuit, CMOS, 7 X 7 MM, 0.80 MM HEIGHT, TQFN-48
MAX5863ETM+T MAXIM

获取价格

暂无描述
MAX5863ETM-T MAXIM

获取价格

RF and Baseband Circuit, CMOS, 7 X 7 MM, 0.80 MM HEIGHT, TQFN-48
MAX5864 MAXIM

获取价格

Ultra-Low-Power, High-Dynamic- Performance, 22Msps Analog Front End
MAX5864 ADI

获取价格

超低功耗、高动态性能、22Msps模拟前端
MAX5864E/D MAXIM

获取价格

Ultra-Low-Power, High-Dynamic- Performance, 22Msps Analog Front End
MAX5864ETM MAXIM

获取价格

Ultra-Low-Power, High-Dynamic- Performance, 22Msps Analog Front End
MAX5864ETM ROCHESTER

获取价格

TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, QCC48, 7 X 7 MM, 0.80 MM HEIGHT, TQFN-48