Datasheet > MAX3637ETM+T

MAX3637ETM+T

更新时间： 2024-11-29 14:53:03

品牌	Logo	应用领域
美高森美 - MICROSEMI		/
页数	文件大小	规格书
23页	2447K
描述
Clock Generator, CMOS

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

MAX3637ETM+T 技术参数

是否无铅：	不含铅	生命周期：	Obsolete
包装说明：	,	Reach Compliance Code：	unknown
ECCN代码：	EAR99	HTS代码：	8542.39.00.01
风险等级：	5.52	JESD-609代码：	e3
湿度敏感等级：	1	峰值回流温度（摄氏度）：	225
技术：	CMOS	端子面层：	MATTE TIN
处于峰值回流温度下的最长时间：	NOT SPECIFIED	Base Number Matches：	1

MAX3637ETM+T 数据手册

19-4909; Rev 0; 10/09

Low-Jitter, Wide Frequency Range,

Programmable Clock Generator with 10 Outputs

General Description

Features

S Inputs

Crystal Interface: 18MHz to 33.5MHz

The MAX3637 is a highly flexible, precision phase-

locked loop (PLL) clock generator optimized for the next

generation of network equipment that demands low-jitter

clock generation and distribution for robust high-speed

data transmission. The device features subpicosecond

jitter generation, excellent power-supply noise rejection,

and pin-programmable LVDS/LVPECL output interfaces.

The MAX3637 provides nine differential outputs and

one LVCMOS output, divided into three banks. The fre-

quency and output interface of each output bank can be

individually programmed, making this device an ideal

replacement for multiple crystal oscillators and clock dis-

tribution ICs on a system board, saving cost and space.

LVCMOS Input: 15MHz to 160MHz

Differential Input: 15MHz to 350MHz

S Outputs

LVCMOS Output: Up to 160MHz

LVPECL/LVDS Outputs: Up to 800MHz

S Three Individual Output Banks

Pin-Programmable Dividers

Pin-Programmable Output Interface

S Wide VCO Tuning Range (3.60GHz to 3.83GHz)

S Low Phase Jitter

0.34ps

0.14ps

(12kHz to 20MHz)

(1.875MHz to 20MHz)

RMS

This 3.3V IC is available in a 7mm x 7mm, 48-pin TQFN

package and operates from -40°C to +85°C.

S Excellent Power-Supply Noise Rejection

-40NC to +85NC Operating Temperature Range

Applications

S +3.3V Supply

Ethernet Switch/Router

Wireless Base Station

Fibre Channel SAN

Ordering Information

SONET Line Cards

PART

TEMP RANGE

PIN-PACKAGE

MAX3637ETM+

-40NC to +85NC

48 TQFN-EP*

Typical Application Circuits and Pin Configuration appear at

end of data sheet.

+Denotes a lead(Pb)-free/RoHS-compliant package.

*EP = Exposed pad.

Functional Diagram

QA0

LVPECL/LVDS

QA0

QA1

MAX3637

QA1

QA2

QA3

XOUT

LVPECL/LVDS

QA3

QA4

XIN

QA4

QB0

LVCMOS

PLL, DIVIDERS, MUXES

VCO

CIN

LVPECL/LVDS

QB0

QB1

DIN

QB1

QB2

LVPECL/LVDS

LVCMOS

QCC

_______________________________________________________________ Maxim Integrated Products

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,

or visit Maxim’s website at www.maxim-ic.com.

12 3 4 5 6 7...23

中文翻译

下载PDF

与MAX3637ETM+T相关器件

型号	品牌	获取价格	描述	数据表
MAX3638	MAXIM	获取价格	Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs
MAX3638ETM+	MICROSEMI	获取价格	Clock Generator, 800MHz, BICMOS, TQFN-48
MAX3638ETM+	MAXIM	获取价格	Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs
MAX3638ETM+T	MICROSEMI	获取价格	Clock Generator, CMOS
MAX3638ETM+T	MAXIM	获取价格	Clock Generator, CMOS, PQCC48
MAX3639	MAXIM	获取价格	Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs
MAX3639ETM+	MAXIM	获取价格	Low-Jitter, Wide Frequency Range, Programmable Clock Generator with 10 Outputs
MAX3639ETM+T	MICROSEMI	获取价格	Clock Generator, CMOS
MAX3639ETM+T	MAXIM	获取价格	Clock Generator, CMOS, PQCC48
MAX364	MAXIM	获取价格	Precision, Quad, SPST Analog Switches

与MAX3637ETM+T相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

49
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

38
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

67
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

63

产品中心

服务支持

精选活动

关于我们

帮助中心

MAX3637ETM+T

MAX3637ETM+T 技术参数

MAX3637ETM+T 数据手册

与MAX3637ETM+T相关器件

与MAX3637ETM+T相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MAX3637ETM+T

MAX3637ETM+T 技术参数

MAX3637ETM+T 数据手册

与MAX3637ETM+T相关器件

与MAX3637ETM+T相关文章

您还可以找

您在本页遇到什么问题？