19-6003; Rev 0; 8/11
ABRIDGED DATA SHEET
MAX24188
Low-Cost IEEE 1588 Clock
General Description
Highlighted Features
The MAX24188 is a flexible, low-cost IEEE 1588
clock designed to be the central 1588 time base in a
multiport system. In such systems (typically boundary
clocks or transparent clocks) timestampers at the
ports must all have a common time and frequency
reference. The MAX24188 serves as that common
reference. As the system exchanges 1588 packets
with an external 1588 master and calculates its time
offset vs. the master, the MAX24188 can be adjusted
by system software to zero out the time offset and
thereby achieve time and frequency synchronization
with the master. As the MAX24188 is adjusted, its
output frequency and time alignment signals are
correspondingly adjusted. All timestampers (and
other time-aware components) that receive those
signals then follow the adjustment to maintain
synchronization with the MAX24188. In this way all
1588 elements in the system maintain a common
sense of time and frequency.
♦
♦
♦
Complete Hardware Support for IEEE 1588
Flexible Block for Any 1588 Architecture
Enables Ordinary, Boundary, and Transparent
Clocks
♦
Steered by Software to Follow an External 1588
Master
2-8ns Time Resolution and 2-32ns Period Resolution
♦
♦
1ns Input Timestamp Accuracy and Output Edge
Placement Accuracy
♦
♦
Three Time/Frequency Controls: Direct Time
Write, Time Adjustment, and High-Resolution
Frequency Adjustment
Programmable Clock and Time-Alignment I/O to
Synchronize All 1588 Elements in the System
♦
♦
♦
♦
Can Provide an Output Clock Signal to Slave
Components (125MHz/N, 1 ≤ N ≤ 255)
Can Provide an Output Time Alignment Signal
to Slave Components (e.g., 1PPS)
The MAX24188 can be a standalone central timing
function for 1588 systems. It can also be used in
Can Frequency-Lock to an Input Clock Signal
from Elsewhere in the System
conjunction
with
one
of
Maxim’s
clock
synchronization ICs in multimode systems designed
to be clocked by 1588, 1588 plus frequency (such as
synchronous Ethernet), or frequency only.
Can Timestamp an Input Time Alignment
Signal to Time-Lock to a Master Elsewhere in
the System (e.g., 1PPS)
Applications
Central Time-Clock for 1588-Enabled Equipment with
Timestamping on Multiple Ports
♦
♦
Input Event Timestamper Detects Incoming
Time Alignment (e.g., 1PPS) or Clock Edges,
Can Timestamp Rising and/or Falling Edges
Flexible Programmable Event Generator (PEG)
Can Output 1PPS (One Pulse per Period) or a
Wide Variety of Clock Signals
Wireless Base Stations and Controllers
Switches, Routers, DSLAMs, PON Equipment
Pseudowire Circuit Emulation Equipment
Test and Measurement Systems
♦
♦
Built-In Support for Telecom Equipment Timing
Architectures with Dual Redundant Timing Cards
Medical, Industrial, and Factory Automation Equipment
Ordering Information
Full Support to Enable Switches and Routers to
Be Transparent Clocks and/or Boundary Clocks
PART
TEMP RANGE
PIN-PACKAGE
♦
♦
Full Support for 1588 and Synchronous Ethernet
MAX24188ETK+
68 TQFN-EP*
-40°C to +85°C
Operates from a 10MHz, 12.8MHz, 25MHz, or
125MHz Reference Clock
+Denotes a lead-free/RoHS-compliant package.
*EP = Exposed pad.
♦
♦
SPI™ Processor Interface
SPI is a trademark of Motorola, Inc.
1.2V Operation with 3.3V I/O
_________________________________________________________Maxim Integrated Products
1
Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple
revisions of any device may be simultaneously available through various sales channels. For information about device
errata, go to: www.maxim-ic.com/errata. For pricing, delivery, and ordering information, please contact Maxim Direct at
1-888-629-4642, or visit Maxim’s website at www.maxim-ic.com.
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
