5秒后页面跳转
MAS31755AS PDF预览

MAS31755AS

更新时间: 2024-11-14 14:43:23
品牌 Logo 应用领域
DYNEX 逻辑集成电路
页数 文件大小 规格书
13页 133K
描述
Error Detection And Correction Circuit, 31755 Series, 16-Bit, CMOS, CPGA68

MAS31755AS 技术参数

是否Rohs认证:不符合生命周期:Obsolete
包装说明:PGA, PGA68,10X10Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.77
Is Samacsys:N其他特性:FEED THROUGH EDAC
系列:31755JESD-30 代码:S-CPGA-P68
JESD-609代码:e0负载电容(CL):50 pF
逻辑集成电路类型:ERROR DETECTION AND CORRECTION CIRCUIT位数:16
功能数量:1端子数量:68
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装代码:PGA封装等效代码:PGA68,10X10
封装形状:SQUARE封装形式:GRID ARRAY
峰值回流温度(摄氏度):NOT SPECIFIED电源:5 V
传播延迟(tpd):30 ns认证状态:Not Qualified
筛选级别:38535V;38534K;883S子类别:Arithmetic Circuits
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:PIN/PEG
端子节距:2.54 mm端子位置:PERPENDICULAR
处于峰值回流温度下的最长时间:NOT SPECIFIEDBase Number Matches:1

MAS31755AS 数据手册

 浏览型号MAS31755AS的Datasheet PDF文件第2页浏览型号MAS31755AS的Datasheet PDF文件第3页浏览型号MAS31755AS的Datasheet PDF文件第4页浏览型号MAS31755AS的Datasheet PDF文件第5页浏览型号MAS31755AS的Datasheet PDF文件第6页浏览型号MAS31755AS的Datasheet PDF文件第7页 
MA31755
16-Bit Feedthrough Error Detection  
& Correction Unit (EDAC)  
Replaces June 1999 version, DS3572-3.0  
DS3572-4.0 January 2000  
The MA31755 is a 16 bit Error Detection and Correction  
Unit intended for use in high integrity systems for monitoring  
and correcting data values retrieved from memory. The EDAC  
is placed in the data bus between the processor and the  
memory to be protected. Extra check bits added at each  
memory location are programmed transparently by the EDAC  
during a processor write cycle. The entire checkword and data  
combination is verified on read cycles. If any one bit in the  
incoming data stream is at fault the EDAC can correct the fault  
transparently, presenting the corrected 16-bit value to the  
processor. An error in two bits can be detected but cannot be  
corrected. Both the correctable and uncorrectable error  
conditions are signalled to the system to allow the processor to  
take action as required. Parity is passed through the device  
unchanged as data bus bit 16.  
Tri-statable bus transceivers with a high drive capability  
are incorporated at the MD and CB busses which allows the  
usual bus driver devices to be removed and reduces the  
overall timing overhead imposed on the data bus. Although  
designed primarily for MA31750 application, this part may be  
used in almost any 16-bit processor system requiring high data  
integrity.  
8
MD[0:16]  
CB[0:5]  
VDD  
VSS  
8
MA31755  
EDAC  
XERRN  
ENCOR  
ENFLG  
PD[0:16]  
CERRN  
NCERRN  
CS0  
CS1N  
CS2N  
RDWN  
FEATURES  
Figure 1: Chip Signals  
Fast Feedthrough (35ns Detect and Correct Cycle)  
16-Bit Operation with 6 Check Bits  
Radiation Hard CMOS/SOS Technology  
Feedthrough Operation  
Error Corrected/Uncorrected Flags  
High Drive Capability on Memory Busses  
1/13  

与MAS31755AS相关器件

型号 品牌 获取价格 描述 数据表
MAS3504D MICRONAS

获取价格

G.729 Annex A Voice Codec
MAS3504DBL TDK

获取价格

Consumer Circuit, PBGA49, LFBGA-49
MAS3504DPQ TDK

获取价格

Consumer Circuit, PQCC44, PLASTIC, LCC-44
MAS3504DQG TDK

获取价格

Consumer Circuit, PQFP44, PLASTIC, MQFP-44
MAS3506D MICRONAS

获取价格

WorldSpace WorldSpace Audio Decoder
MAS3506D TDK

获取价格

Consumer IC,
MAS3506DPQ TDK

获取价格

Consumer Circuit, PQCC44, PLASTIC, LCC-44
MAS3506DQG TDK

获取价格

Consumer Circuit, PQFP44, METRIC, PLASTIC, QFP-44
MAS3507D MICRONAS

获取价格

MPEG 1/2 Layer 2/3 Audio Decoder
MAS3507D(44PLCC) TDK

获取价格

Consumer Circuit, PQCC44,