M54/74HC564
M54/74HC574
OCTAL D-TYPE FLIP FLOP WITH 3 STATE OUTPUT
HC564 INVERTING - HC574 NON INVERTING
.
.
.
.
.
.
.
.
HIGH SPEED
MAX = 62 MHz (TYP.) AT VCC = 5 V
LOW POWER DISSIPATION
ICC = 4 µA (MAX.) AT TA = 25 °C
HIGH NOISE IMMUNITY
f
V
NIH = VNIL = 28% VCC (MIN)
OUTPUT DRIVE CAPABILITY
15 LSTTL LOADS
SYMMETRICAL OUTPUT IMPEDANCE
IOL = IOH = 6 mA (MIN.)
BALANCED PROPAGATION DELAYS
tPLH = tPHL
WIDE OPERATING VOLTAGE RANGE
VCC (OPR) = 2 V TO 6 V
B1R
(Plastic Package)
F1R
(Ceramic Package)
M1R
(Micro Package)
C1R
(Chip Carrier)
PIN AND FUNCTION COMPATIBLE
WITH 54/74LS564/574
ORDER CODES :
M54HCXXXF1R
M74HCXXXB1R
M74HCXXXM1R
M74HCXXXC1R
DESCRIPTION
The M54/74HC564 and M54HC574 are high speed
CMOS OCTAL D-TYPEFLIP FLOP WITH3-STATE
OUTPUTS fabricated with in silicon gate C2MOS
technology. They have the same high speed per-
formance of LSTTL combined with true CMOS low
power comsuption. These8-bit D-type flip-flops are
controlled by a clockinput(CK) and anouputenable
input (OE). On thepositive transition of theclock, the
Q outputs willbesetto thelogic statethatweresetup
at the D inputs (HC574) or their complements
(HC564).
ance state. The output control does notaffect the in-
ternal operation of flip-flops. That is, theold data can
be retained or the new data can be entered even
while the outputs are off. The application engineer
has a choice of combination of inverting and non-in-
verting outputs. The 3-state output configuration
and the wide choice of outline make bus-organized
systemssimple. Allinputs are equipped withprotec-
tion circuits against static discharge and transient
excess voltage.
While the OE input is low, the eight outputs will be
in a normal logic state (high or low logic level), and
while high level, the outputs will be in a high imped-
PIN CONNECTION (top view)
March 1993
1/13