5秒后页面跳转
M5-192/104-6AC PDF预览

M5-192/104-6AC

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
莱迪思 - LATTICE /
页数 文件大小 规格书
47页 1091K
描述
Fifth Generation MACH Architecture

M5-192/104-6AC 数据手册

 浏览型号M5-192/104-6AC的Datasheet PDF文件第1页浏览型号M5-192/104-6AC的Datasheet PDF文件第3页浏览型号M5-192/104-6AC的Datasheet PDF文件第4页浏览型号M5-192/104-6AC的Datasheet PDF文件第5页浏览型号M5-192/104-6AC的Datasheet PDF文件第6页浏览型号M5-192/104-6AC的Datasheet PDF文件第7页 
1
Table 1 . MACH 5 Device Features  
M5-128/1  
M5LV-128  
M5-192/1  
M5-256/1  
M5LV-256  
M5-320  
M5LV-320  
M5-384  
M5LV-384  
M5-512  
M5LV-512  
Feature  
Supply Voltage (V)  
5
3.3  
5
5
3.3  
5
3.3  
5
3.3  
5
3.3  
Macrocells  
128  
120  
5.5  
3.0  
4.5  
182  
35  
128  
120  
5.5  
3.0  
4.5  
182  
35  
192  
120  
5.5  
3.0  
4.5  
182  
45  
256  
160  
5.5  
3.0  
4.5  
182  
55  
256  
160  
5.5  
3.0  
4.5  
182  
55  
320  
192  
320  
192  
384  
160  
384  
192  
512  
256  
512  
256  
Maximum User I/O Pins  
2
2
2
2
2
2
t
(ns)  
6.5  
6.5  
6.5  
6.5  
6.5  
6.5  
PD  
2
2
2
2
2
2
t (ns)  
3.0  
3.0  
3.0  
3.0  
3.0  
3.0  
SS  
2
2
2
2
2
2
t
(ns)  
5.0  
5.0  
5.0  
5.0  
5.0  
5.0  
COS  
2
2
2
2
2
2
f
(MHz)  
167  
70  
167  
70  
167  
75  
167  
75  
167  
100  
Yes  
Yes  
167  
100  
Yes  
Yes  
CNT  
Typical Static Power (mA)  
IEEE 1149.1 Boundary Scan Compliant  
PCI-Compliant  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Yes  
Note:  
1. “M5-xxx” is for 5-V devices. “M5LV-xxx” is for 3.3-V devices.  
2. Preliminary specifications for new 6.5ns (Tpd) speed grade. 7.5ns speed grade in production now.  
GENERAL DESCRIPTION  
®
The MACH 5 family consists of a broad range of high-density and high-I/O Complex  
Programmable Logic Devices (CPLDs). The fifth-generation MACH architecture yields fast speeds  
at high CPLD densities, low power, and supports additional features such as in-system  
programmability, Boundary Scan testability, and advanced clocking options (Table 1). The MACH  
5 family offers 5-V (M5-xxx) and 3.3-V (M5LV-xxx) operation.  
2
Manufactured in state-of-the-art ISO 9000 qualified fabrication facilities on E CMOS process  
technologies, MACH 5 devices are available with pin-to-pin delays as fast as 5.5 ns (Table 2). The  
5.5, 6.5, 7.5, 10, and 12-ns devices are compliant with the PCI Local Bus Specification.  
2
MACH 5 Family  

与M5-192/104-6AC相关器件

型号 品牌 获取价格 描述 数据表
M5-192/104-6AI LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-6HC LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-6HI LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-6VC LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-6VI LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-6YC LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-6YI LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-7AC LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-7AI LATTICE

获取价格

Fifth Generation MACH Architecture
M5-192/104-7HC LATTICE

获取价格

Fifth Generation MACH Architecture