P r e l i m i n a r y I n f o r m a t i o n
Integrated
Circuit
Systems, Inc.
M2080/81/82
M2085/86/87
VCSO FEC PLL WITH AUTOSWITCH FOR SONET/OTN
GENERAL DESCRIPTION
PIN ASSIGNMENT (9 x 9 mm SMT)
The M2080/81/82 and M2085/86/87 are VCSO (Voltage
Controlled SAW Oscillator) based
clock PLLs designed for FEC clock
ratio translation in 10Gb optical
systems such as OC-192 or 10GbE.
They support FEC (Forward Error
Correction) clock multiplication
FIN_SEL0
FEC_SEL0
FEC_SEL1
LOL
P_SEL0
P_SEL1
nFOUT
FOUT
28
29
30
31
32
33
18
17
16
15
14
13
12
11
M2080
Series
ratios, both forward (mapping) and
inverse (de-mapping). Multiplication ratios are
pin-selected from pre-programming look-up tables.
NBW
VCC
GND
REF_ACK
AUTO
VCC
( T o p V i e w )
DNC
DNC
DNC
34
35
36
FEATURES
10
GND
◆ Integrated SAW delay line; Output of 15 to 700 MHz *
◆ Low phase jitter < 0.5 ps rms typical
(12kHz to 20MHz or 50kHz to 80MHz)
◆ LVPECL clock output (CML and LVDS options available)
◆ Pin-selectable PLL divider ratios support FEC ratios
Figure 1: Pin Assignment
• M2080/85: OTU1 (255/238) and OTU2 (255/237) Mapping
• M2081/86: OTU1 (238/255) or OTU2 (237/255) De-mapping
• M2082/87: OTU1 (238/255) and OTU2 (237/255) De-mapping
Example I/O Clock Frequency Combinations
Using M2081-11-622.0800 FEC De-Map Ratios
◆ Reference clock inputs support differential LVDS,
LVPECL, as well as single-ended LVCMOS, LVTTL
FEC De-Map
Base Input Rate 1
(MHz)
Output Clock
(either output)
MHz
PLL Ratio
◆ Loss of Lock (LOL) output pin; Narrow Bandwidth
control input (NBW pin)
Mfec / Rfec
◆ AutoSwitch (AUTO pin) - automatic (non-revertive)
1/1
622.0800
666.5143
669.3266
622.08
or
155.52
reference clock reselection upon clock failure
237/255
238/255
◆ Acknowledge pin (REF_ACK pin) indicates the actively
selected reference input
Table 1: Example I/O Clock Frequency Combinations
◆ Options for Hitless Switching (HS) with or without
Phase Build-out (PBO) to enable SONET (GR-253) /SDH
(G.813) MTIE and TDEV compliance during reselection
Note 1: Input reference clock can be the base frequency shown
divided by “Mfin” (as shown in Tables 3 and 4 on pg. 3).
* Specify VCSO center frequency at time of order.
◆ Single 3.3V power supply
◆ Small 9 x 9 mm SMT (surface mount) package
SIMPLIFIED BLOCK DIAGRAM
Loop Filter
M2080 Series
NBW
PLL
Phase
MUX
Detector
DIF_REF0
nDIF_REF0
0
Rfec
Div
VCSO
DIF_REF1
nDIF_REF1
1
REF_ACK
REF_SEL
M(f1in, 4,D8i,v3i2doerr
Mfec Div
0
1, 4, 8, 16)
LOL Phase
Detector
1
LOL
AUTO
Auto
FOUT
Ref Sel
P Divider
nFOUT
Tri-state
(1, 4, 8, 32 or TriState)
2
Mfec / Rfec Divider
LUT
FEC_SEL1:0
2
3
Mfin Divider
LUT
FIN_SEL1:0
P_SEL2:0
P Divider
LUT
Figure 2: Simplified Block Diagram
M2080/81/82 M2085/86/87 Datasheet Rev 0.4
Revised 30Jul2004
M2080/81/82 VCSO FEC PLL with AutoSwitch for SONET/OTN
Integrated Circuit Systems, Inc. ● Networking & Communications ● www.icst.com ● tel (508) 852-5400