5秒后页面跳转
M12L128168A-7BVAG2N PDF预览

M12L128168A-7BVAG2N

更新时间: 2023-05-15 00:00:00
品牌 Logo 应用领域
晶豪 - ESMT 动态存储器
页数 文件大小 规格书
46页 687K
描述
Synchronous DRAM, 8MX16, 5.4ns, CMOS, PBGA54, 8 X 8 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, BGA-54

M12L128168A-7BVAG2N 数据手册

 浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第6页浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第7页浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第8页浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第10页浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第11页浏览型号M12L128168A-7BVAG2N的Datasheet PDF文件第12页 
ESMT  
M12L128168A (2N)  
Automotive Grade  
MODE REGISTER FIELD TABLE TO PROGRAM MODES  
Register Programmed with MRS  
Address  
Function  
BA0~BA1  
RFU  
A11~A10/AP  
RFU  
A9  
A8  
A7  
A6  
A5  
A4  
A3  
BT  
A2  
A1  
A0  
W.B.L.  
TM  
CAS Latency  
Burst Length  
Test Mode  
CAS Latency  
Burst Type  
Burst Length  
A8  
0
A7  
Type  
A6  
A5  
0
A4  
0
Latency  
Reserved  
Reserved  
2
A3  
Type  
A2  
0
A1  
0
A0  
0
BT = 0  
BT = 1  
0
1
0
1
Mode Register Set  
Reserved  
0
0
0
0
1
1
1
1
0
1
Sequential  
Interleave  
1
2
4
8
1
2
4
8
0
0
1
0
0
1
1
Reserved  
1
0
0
1
0
1
Reserved  
1
1
3
0
1
1
Write Burst Length  
Length  
0
0
Reserved  
Reserved  
Reserved  
Reserved  
1
0
0
Reserved Reserved  
Reserved Reserved  
Reserved Reserved  
Full Page Reserved  
A9  
0
0
1
1
0
1
Burst  
1
0
1
1
0
1
Single Bit  
1
1
1
1
1
Full Page Length: 512  
Note:  
1. RFU (Reserved for future use) should stay “0” during MRS cycle.  
2. If A9 is high during MRS cycle, “Burst Read single write” function will be enabled.  
Elite Semiconductor Memory Technology Inc.  
Publication Date: Jun. 2012  
Revision: 1.1  
9/46  

与M12L128168A-7BVAG2N相关器件

型号 品牌 获取价格 描述 数据表
M12L128168A-7BVG2N ESMT

获取价格

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PBGA54, 8 X 8 MM, 1 MM HEIGHT, 0.80 MM PITCH, LEAD F
M12L128168A-7T ESMT

获取价格

2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-7TG ESMT

获取价格

2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-7TG2L ESMT

获取价格

ABSOLUTE MAXIMUM RATINGS
M12L128168A-7TG2N ESMT

获取价格

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE
M12L128168A-7TG2S ESMT

获取价格

DRAM,
M12L128168A-7TIG ESMT

获取价格

2M x 16 Bit x 4 Banks Synchronous DRAM
M12L128168A-7TIG2L ESMT

获取价格

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE
M12L128168A-7TIG2N ESMT

获取价格

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE
M12L128168A-7TVG2N ESMT

获取价格

Synchronous DRAM, 8MX16, 5.4ns, CMOS, PDSO54, 0.400 X 0.875 INCH, 0.80 MM PITCH, LEAD FREE