LTC2153-14
14-Bit 310Msps ADC
FeaTures
DescripTion
The LTC®2153-14 is a 310Msps 14-bit A/D converter
designed for digitizing high frequency, wide dynamic
rangesignals.Itisperfectfordemandingcommunications
applications with AC performance that includes 68.8dB
SNR and 88dB spurious free dynamic range (SFDR). The
1.25GHz input bandwidth allows the ADC to undersample
high frequencies with good performance. The latency is
only six clock cycles.
n
68.8dBFS SNR
n
88dB SFDR
n
Low Power: 401mW Total
Single 1.8V Supply
DDR LVDS Outputs
n
n
n
Easy-to-Drive 1.32V Input Range
P-P
n
n
n
n
n
n
1.25GHz Full Power Bandwidth S/H
Optional Clock Duty Cycle Stabilizer
Low Power Sleep and Nap Modes
Serial SPI Port for Configuration
Pin-Compatible 12-Bit Version
DC specs include 1.2LSB INL (typ), 0.35LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 2.11LSB
.
RMS
40-Lead (6mm × 6mm) QFN Package
The digital outputs are double data rate (DDR) LVDS.
applicaTions
+
–
The ENC and ENC inputs can be driven differentially with
asinewave,PECL,LVDS,TTL,orCMOSinputs.Anoptional
clock duty cycle stabilizer allows high performance at full
speed for a wide range of clock duty cycles.
n
Communications
n
Cellular Basestations
n
Software Defined Radios
n
Medical Imaging
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
n
High Definition Video
n
Testing and Measurement Instruments
Typical applicaTion
LTC2153-14 32K Point 2-Tone FFT,
fIN = 71MHz and 69MHz, 310Msps
V
DD
OV
DD
0
D12_13
14-BIT
PIPELINED
ADC
•
–20
CORRECTION
LOGIC
ANALOG
INPUT
OUTPUT
DRIVERS
DDR
LVDS
S/H
•
•
D0_1
–40
–60
OGND
CLOCK/DUTY
CYCLE
CONTROL
CLOCK
–80
GND
215314 TA01a
–100
–120
0
20 40 60 80 100 120 140
FREQUENCY (MHz)
215314 TA01b
215314fa
1
For more information www.linear.com/LTC2153-14