LTC2152-14/
LTC2151-14/LTC2150-14
14-Bit 250Msps/
210Msps/170Msps ADCs
FEATURES
DESCRIPTION
n
70dB SNR
TheLTC®2152-14/LTC2151-14/LTC2150-14are250Msps/
210Msps/170Msps 14-bit A/D converters designed for
digitizing high frequency, wide dynamic range signals.
They are perfect for demanding communications applica-
tions with AC performance that includes 70dB SNR and
90dB spurious free dynamic range (SFDR). The 1.25GHz
input bandwidth allows the ADC to undersample high
frequencies with good performance. The latency is only
six clock cycles.
n
90dB SFDR
Low Power: 356mW/338mW/313mW Total
Single 1.8V Supply
DDR LVDS Outputs
n
n
n
n
n
n
n
n
n
n
Easy-to-Drive 1.5V Input Range
P-P
1.25GHz Full Power Bandwidth S/H
Optional Clock Duty Cycle Stabilizer
Low Power Sleep and Nap Modes
Serial SPI Port for Configuration
Pin Compatible 12-Bit Versions
40-Pin (6mm × 6mm) QFN Package
DCspecsinclude 0.85LSBINL(typ), 0.25LSBDNL(typ)
and no missing codes over temperature. The transition
noise is 1.82LSB
.
RMS
The digital outputs are double-data rate (DDR) LVDS.
APPLICATIONS
+
–
n
n
n
n
n
n
The ENC and ENC inputs can be driven differentially with
asinewave,PECL,LVDS,TTL,orCMOSinputs.Anoptional
clock duty cycle stabilizer allows high performance at full
speed for a wide range of clock duty cycles.
Communications
Cellular Basestations
Software Defined Radios
Medical Imaging
High Definition Video
Testing and Measurement Instruments
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
TYPICAL APPLICATION
LTC2152-14: 32K Point FFT,
fIN = 15MHz, –1dBFS, 250Msps
V
DD
0
OV
DD
–20
–40
D12_13
14-BIT
PIPELINED
ADC
•
CORRECTION
LOGIC
ANALOG
INPUT
OUTPUT
DRIVERS
DDR
LVDS
S/H
•
•
D0_1
–60
–80
OGND
CLOCK/DUTY
CYCLE
CONTROL
CLOCK
–100
–120
21521014 TA01a
0
40
60
80
100 120
20
FREQUENCY (MHz)
21521014 TA01b
21521014fa
1
For more information www.linear.com/LTC2152-14