5秒后页面跳转
LS5912 PDF预览

LS5912

更新时间: 2024-01-18 01:28:08
品牌 Logo 应用领域
Linear Systems 晶体晶体管开关光电二极管
页数 文件大小 规格书
2页 313K
描述
IMPROVED LOW NOISE WIDEBAND MONOLITHIC DUAL N-CHANNEL JFET

LS5912 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Contact Manufacturer零件包装代码:DIP
包装说明:IN-LINE, R-PDIP-T8针数:8
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8541.21.00.95风险等级:5.64
配置:SEPARATE, 2 ELEMENTS最小漏源击穿电压:30 V
FET 技术:JUNCTION最大反馈电容 (Crss):1.2 pF
JESD-30 代码:R-PDIP-T8元件数量:2
端子数量:8工作模式:DEPLETION MODE
最高工作温度:150 °C封装主体材料:PLASTIC/EPOXY
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED极性/信道类型:N-CHANNEL
认证状态:Not Qualified表面贴装:NO
端子形式:THROUGH-HOLE端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED晶体管元件材料:SILICON
Base Number Matches:1

LS5912 数据手册

 浏览型号LS5912的Datasheet PDF文件第2页 
LS5911 LS5912 LS5912C  
IMPROVED LOW NOISE  
WIDEBAND MONOLITHIC  
DUAL N-CHANNEL JFET  
Linear Integrated Systems  
FEATURES  
Improved Replacement for SILICONIX, FAIRCHILD, &  
NATIONAL: 2N5911 & 2N5912  
LOW NOISE (10kHz)  
TO-71  
TO-78  
SOT-23  
TOP VIEW  
BOTTOM VIEW  
BOTTOM VIEW  
en ~ 4nV/Hz  
gfs 4000µS  
1
2
3
6
5
4
G1  
D1  
S1  
S2  
D2  
G2  
HIGH TRANSCONDUCTANCE (100MHz)  
ABSOLUTE MAXIMUM RATINGS1  
@ 25 °C (unless otherwise stated)  
Maximum Temperatures  
Storage Temperature  
Operating Junction Temperature  
Maximum Power Dissipation  
Continuous Power Dissipation (Total)  
Maximum Currents  
3
1
5
7
3
1
5
7
G1  
D1  
S1  
S2  
G1  
D1  
S1  
S2  
2
6
2
6
D2  
G2  
D2  
G2  
PDIP-A  
SOIC-A  
PDIP-B  
SOIC-B  
1
2
3
4
8
1
2
3
4
8
7
6
5
S1  
D1  
SS  
G1  
G2  
SS  
D2  
S2  
S1  
NC  
G2  
D2  
S2  
-65 to +150 °C  
-55 to +150 °C  
7
6
5
D1  
G1  
NC  
500mW  
50mA  
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
S1  
D1  
SS  
G1  
G2  
SS  
D2  
S2  
S1  
D1  
G1  
NC  
NC  
G2  
D2  
S2  
Gate Current  
Maximum Voltages  
Gate to Drain  
Gate to Source  
-25V  
-25V  
MATCHING ELECTRICAL CHARACTERISTICS @25 °C (unless otherwise stated)  
LS5911  
LS5912  
LS5912C  
SYMBOL  
CHARACTERISTIC  
TYP  
UNIT CONDITIONS  
MIN MAX MIN MAX MIN MAX  
Differential Gate to Source  
Cutoff Voltage  
V
GS1 VGS2  
10  
20  
15  
40  
40  
mV  
V
DG = 10V, ID = 5mA  
DG = 10V, ID = 5mA  
Differential Gate to Source  
Cutoff Voltage Change with  
Temperature  
VGS1 VGS2  
T  
V
40 µV/°C  
TA = -55 to +125°C  
I
I
DSS1  
Gate to Source Saturation  
0.95  
0.95  
1
20  
1
0.95  
0.95  
1
20  
1
0.95  
0.95  
1
20  
1
%
nA  
%
VDS = 10V, VGS = 0V  
Current Ratio  
DSS2  
VDG = 10V, ID = 5mA  
TA = +125°C  
I
G1 IG2  
Differential Gate Current  
g
fs1  
Forward Transconductance  
Ratio2  
VDS = 10V, ID = 5mA  
f = 1kHz  
g
fs2  
Common Mode Rejection  
VDG = 5V to 10V  
CMRR  
85  
dB  
Ratio  
ID = 5mA  
STATIC ELECTRICAL CHARACTERISTICS @25 °C (unless otherwise stated)  
LS5911  
LS5912  
LS5912C  
SYM.  
CHARACTERISTIC  
TYP  
UNIT CONDITIONS  
IG = -1µA, VDS = 0V  
MIN MAX MIN MAX MIN MAX  
BVGSS Gate to Source Breakdown Voltage  
VGS(off) Gate to Source Cutoff Voltage  
-25  
-1  
-25  
-1  
-25  
-1  
-5  
-5  
-5  
VDS = 10V, ID = 1nA  
IG = 1mA, VDS = 0V  
VDG = 10V, IG = 5mA  
VDS = 10V, VGS = 0V  
VGS = -15V, VDS = 0V  
VDG = 10V, ID = 5mA  
V
VGS(F)  
VGS  
IDSS  
IGSS  
IG  
Gate to Source Forward Voltage  
Gate to Source Voltage  
0.7  
-0.3  
7
-4  
40  
-0.3  
7
-4  
40  
-0.3  
7
-4  
40  
Drain to Source Saturation Current3  
Gate Leakage Current  
mA  
pA  
-1  
-1  
-50  
-50  
-50  
-50  
-50  
-50  
Gate Operating Current  
Linear Integrated Systems • 4042 Clipper Court • Fremont, CA 94538 • Tel: 510 490-9160 • Fax: 510 353-0261  

与LS5912相关器件

型号 品牌 描述 获取价格 数据表
LS5912(TO-71) MICROSS Transistor

获取价格

LS5912_PDIP MICROSS N-CHANNEL JFET

获取价格

LS5912_SOIC MICROSS N-CHANNEL JFET

获取价格

LS5912_SOT-23 MICROSS N-CHANNEL JFET

获取价格

LS5912_TO-71 MICROSS N-CHANNEL JFET

获取价格

LS5912C Linear Systems IMPROVED LOW NOISE WIDEBAND MONOLITHIC DUAL N-CHANNEL JFET

获取价格