5秒后页面跳转
LMK01801BISQE PDF预览

LMK01801BISQE

更新时间: 2024-01-10 12:12:41
品牌 Logo 应用领域
德州仪器 - TI 时钟
页数 文件大小 规格书
39页 487K
描述
Dual Clock Divider Buffer

LMK01801BISQE 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFN
包装说明:HVQCCN, LCC48,.27SQ,20针数:48
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:6 weeks
风险等级:1.68其他特性:OTHER FUCTION HAVE 12 OUTPUTS
系列:01801输入调节:DIFFERENTIAL MUX
JESD-30 代码:S-PQCC-N48JESD-609代码:e3
长度:7 mm负载电容(CL):10 pF
逻辑集成电路类型:LOW SKEW CLOCK DRIVER最大I(ol):0.001 A
湿度敏感等级:3功能数量:2
反相输出次数:端子数量:48
实输出次数:16最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
封装主体材料:PLASTIC/EPOXY封装代码:HVQCCN
封装等效代码:LCC48,.27SQ,20封装形状:SQUARE
封装形式:CHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE包装方法:TR
峰值回流温度(摄氏度):260电源:3.3 V
认证状态:Not Qualified座面最大高度:0.8 mm
子类别:Clock Drivers最大供电电压 (Vsup):3.45 V
最小供电电压 (Vsup):3.15 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:INDUSTRIAL
端子面层:Matte Tin (Sn)端子形式:NO LEAD
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:7 mm
最小 fmax:3100 MHzBase Number Matches:1

LMK01801BISQE 数据手册

 浏览型号LMK01801BISQE的Datasheet PDF文件第2页浏览型号LMK01801BISQE的Datasheet PDF文件第3页浏览型号LMK01801BISQE的Datasheet PDF文件第4页浏览型号LMK01801BISQE的Datasheet PDF文件第5页浏览型号LMK01801BISQE的Datasheet PDF文件第6页浏览型号LMK01801BISQE的Datasheet PDF文件第7页 
January 16, 2012  
LMK01801  
Dual Clock Divider Buffer  
1.0 General Description  
The LMK01801 is a very low noise solution for clocking sys-  
tems that require distribution and frequency division of preci-  
sion clocks.  
The LMK01801 features extremely low residual noise, fre-  
quency division, digital and analog delay adjustments, and  
fourteen (14) programmable differential outputs: LVPECL,  
LVDS and LVCMOS (2 outputs per differential output).  
3.0 Features  
Pin control mode or MICROWIRE (SPI)  
Input and Output Frequency Range 1 kHz to 3.1 GHz  
Separate Input for Clock Output Banks A & B.  
14 Differential Clock Outputs in Two Banks (A & B)  
Output Bank A  
8 Differential, programmable outputs (Up to 8 as  
LVCMOS)  
The LMK01801 features two independent inputs that can be  
driven differentially (LVDS, LVPECL) or in single-ended mode  
(LVCMOS, RF Sinewave). The first input drives output Bank  
A consisting of eight (8) outputs. The second input drives out-  
put Bank B consisting of six (6) outputs.  
Divider Values of 1 to 8, Even and Odd.  
Output Bank B  
6 Differential Outputs (or up to 12 as LVCMOS)  
Divides values of 1 to 1045 or 1 to 8, even and odd  
Analog and Digital Delays  
2.0 Target Applications  
50% duty cycle on all outputs for all divides  
Separate Synchronization of Bank A and B.  
RMS Additive jitter 50 fs at 800 MHz  
High performance clock distribution and division  
Wireless infrastructure  
Datacom and telecom clock distribution  
Medical imaging  
Test and measurement  
Military / Aerospace  
50 fs RMS Additive jitter (12 kHz to 20 MHz)  
Industrial Temperature Range: -40 to 85 °C  
3.15 V to 3.45 V operation  
Package: 48-pin LLP (7.0 x 7.0 x 0.8 mm)  
30148701  
TRI-STATE® is a registered trademark of National Semiconductor Corporation.  
PLLatinum™ is a trademark of National Semiconductor Corporation.  
© 2012 Texas Instruments Incorporated  
301487 SNAS573  
www.ti.com  
 
 

与LMK01801BISQE相关器件

型号 品牌 获取价格 描述 数据表
LMK01801BISQE/NOPB TI

获取价格

双路时钟分配 | RHS | 48 | -40 to 85
LMK01801BISQX TI

获取价格

Dual Clock Divider Buffer
LMK01801BISQX/NOPB TI

获取价格

双路时钟分配 | RHS | 48 | -40 to 85
LMK02000 TI

获取价格

selecting amplifiers, adcs, and clocks for high-performance signal paths
LMK02000 NSC

获取价格

Precision Clock Conditioner with Integrated PLL
LMK02000ISQ NSC

获取价格

Precision Clock Conditioner with Integrated PLL
LMK02000ISQ/NOPB TI

获取价格

Precision Clock Distributor with Integrated PLL 48-WQFN -40 to 85
LMK02000ISQ/NOPB NSC

获取价格

IC 800 MHz, OTHER CLOCK GENERATOR, QCC48, 7 X 7 MM, 0.8MM HEIGHT, LEAD FREE, LLP-48, Clock
LMK02000ISQX NSC

获取价格

Precision Clock Conditioner with Integrated PLL
LMK02000ISQX/NOPB NSC

获取价格

IC 800 MHz, OTHER CLOCK GENERATOR, QCC48, 7 X 7 MM, 0.8MM HEIGHT, LEAD FREE, LLP-48, Clock