Datasheet > LMD18200-2D/883

LMD18200-2D/883

更新时间： 2024-01-27 05:46:50

品牌	Logo	应用领域
德州仪器 - TI		驱动接口集成电路
页数	文件大小	规格书
18页	340K
描述
2.4A, 55V H-Bridge

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

LMD18200-2D/883 技术参数

生命周期：	Active	零件包装代码：	DIP
包装说明：	DIP,	针数：	24
Reach Compliance Code：	not_compliant	ECCN代码：	EAR99
HTS代码：	8542.39.00.01	风险等级：	5.14
内置保护：	TRANSIENT; THERMAL; UNDER VOLTAGE	输入特性：	STANDARD
接口集成电路类型：	HB BASED PERIPHERAL DRIVER WITH PWM	JESD-30 代码：	R-CDIP-T24
长度：	31.24 mm	湿度敏感等级：	1
功能数量：	1	端子数量：	24
最高工作温度：	125 °C	最低工作温度：	-55 °C
输出电流流向：	SOURCE AND SINK	最大输出电流：	2.4 A
标称输出峰值电流：	6 A	封装主体材料：	CERAMIC, METAL-SEALED COFIRED
封装代码：	DIP	封装形状：	RECTANGULAR
封装形式：	IN-LINE	峰值回流温度（摄氏度）：	NOT SPECIFIED
认证状态：	Not Qualified	筛选级别：	MIL-STD-883
座面最大高度：	5.33 mm	最大压摆率：	25 mA
最大供电电压：	55 V	最小供电电压：	12 V
标称供电电压：	42 V	表面贴装：	NO
技术：	BCDMOS	温度等级：	MILITARY
端子形式：	THROUGH-HOLE	端子节距：	2.54 mm
端子位置：	DUAL	处于峰值回流温度下的最长时间：	NOT SPECIFIED
宽度：	15.24 mm	Base Number Matches：	1

LMD18200-2D/883 数据手册

LMD18200 Electrical Characteristics

DC Parameters

The following conditions apply, unless otherwise specified. V_S= 42V

Sub-

groups

Symbol

R_{DS On}

Parameter

Conditions

Notes

Min Max

Units

0.6

0.7

Ω

Switch On Resistance

Output current = 2.4A

Clamp current = 2.4A

(Note 6)

2, 3

V_Clamp

V_IL

Clamp Diode Forward Drop

Logic Low Input Voltage

Logic Low Input Current

Logic High Input Voltage

Logic High Input Current

Current Sense Output

Current Sense Linearity

(Note 6)

(Note 8)

1.70

1, 2, 3

-0.1

2.0

0.8

-10

I_IL

V_I= -0.1V

µA

V_IH

I_IH

V_I= 12V

I_O= 1A

µA

I_{O Sense}

I_{LI Sense}

250

225

-20

500

525

2, 3

(Note 7)

1, 2, 3

1A ≤ I_O≤ 2.4A

Outputs turn Off

V_F= 12V

Undervoltage Lockout

Flag Output Leakage

Quiescent Supply Current

9.0

1, 2, 3

I_{F Off}

I_S

µA

All Logic Inputs Low

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is

functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed

specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test

conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_Jmax(maximum junction temperature), θ_JA(package

junction to ambient thermal resistance), and T_A(ambient temperature). The maximum allowable power dissipation at any temperature is P_Dmax= (T_Jmax- T_A)/

_JAor the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: The package material for these devices allows much improved heat transfer over our standard ceramic packages. In order to take full advantage of this

improved heat transfer, heat sinking must be provided between the package base (directly beneath the die), and either metal traces on, or thermal vias through,

the printed circuit board. Without this additional heat sinking, device power dissipation must be calculated using θ_JA, rather than θ_JC, thermal resistance. It must

not be assumed that the device leads will provide substantial heat transfer out of the package, since the thermal resistance of the leadframe material is very poor,

relative to the material of the package base. The stated θ_JCthermal resistance is for the package material only, and does not account for the additional thermal

resistance between the package base and the printed circuit board. The user must determine the value of the additional thermal resistance and must combine

this with the stated value for the package, to calculate the total allowed power dissipation for the device.

Note 4: See Application Information for details regarding current limiting.

Note 5: Human-body model, 100 pF discharged through a 1.5 kΩ resistor. Except Bootstrap pins (pins 1, 12, 13 and 24) which are protected to 1000V of ESD.

Note 6: Output currents are pulsed (Duty Cycle < 5%).

Note 7: Linearity is calculated relative to the current sense output value with 1A load.

Note 8: Pins 3, 4, 5, 15, 16 and 17

www.national.com

1 2 3 456 7 8...18

下载PDF

与LMD18200-2D/883相关器件

型号	品牌	描述	获取价格	数据表
LMD18200-2D-MPR	NSC	IC 6 A HB BASED PRPHL DRVR WITH PWM, CDIP24, CERDIP-24, Peripheral Driver	获取价格
LMD18200-2D-QV	NSC	3A, 55V H-Bridge	获取价格
LMD18200MDC	TI	6A HB BASED PRPHL DRVR WITH PWM, UUC, DIE	获取价格
LMD18200QML	TI	2.4A, 55V H-Bridge	获取价格
LMD18200T	NSC	3A, 55V H-Bridge	获取价格
LMD18200T	TI	3A, 55V H-Bridge	获取价格

与LMD18200-2D/883相关文章

MAX7219驱动8段数码管详解及数据手册关键信息
2024-05-29

5
ATMEGA328P技术资料深入分析
2024-05-29

3
AT24C02芯片手册管脚信息、参数分析、应用领域详解
2024-05-29

4
AT24C256芯片手册参数分析、引脚说明、读写程序示例
2024-05-28

6

产品中心

服务支持

精选活动

关于我们

帮助中心

LMD18200-2D/883

LMD18200-2D/883 技术参数

LMD18200-2D/883 数据手册

与LMD18200-2D/883相关器件

与LMD18200-2D/883相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

LMD18200-2D/883

LMD18200-2D/883 技术参数

LMD18200-2D/883 数据手册

与LMD18200-2D/883相关器件

与LMD18200-2D/883相关文章

您还可以找

您在本页遇到什么问题？