Typical Applications (Continued)
Sample Subroutine Program forFigure 14, LMC835-COP404L CPU Interface
HEX
CODE
3F
LABEL
LMC835:
SEND
MNEMONICS
LBI
LD
COMMENTS
;POINT TO RAMADDRESS 3F
3F
05
;RAMDATA TO A
22
SC
; SET CARRY
335F
4F
OGI
XAS
LD
;SET PORT G4 1111, OPEN THE AND GATES
;SWAP A AND SIO, CLOCK START
;RAMDATA TO A, MAKE SURE A 4 DATA
;SWAP A AND RAMDATA, RAMADDRESS4RAMADDRESS11
;RAMDATA TO A
05
07
XDS
LD
05
4F
XAS
LD
;SWAP A AND SIO
05
;RAMDATA TO A, MAKE SURE A4NEWDATA
;SWAP A AND RAMDATA, RAMADDRESS4RAMADDRESS11
;RESET CARRY
07
XDS
RC
32
4F
XAS
OGJ
OGI
;SWAP A AND SIO, CLOCK STOP
;SET PORT G41101, MAKE STROBE LOW
;SET PORT G41011, MAKE STROBE HIGH, CLOSE THE
GATES
335D
335B
13
11
4E
43
48
80
CBA
AISC
RET
JP
;BD TO A
k
;RAMADDRESS 3C THEN RETURN
3
SEND
RAM
ADDRESS
DATA
COMMENTS
3C
3D
3E
3F
;GAIN DATA D41D7
;GAIN DATA D01D3
;BAND DATA D41D7
;BAND DATA D01D3
DATA
DATA
DATA
Application Hints
SWITCHING NOISE
SIMPLE WORD GENERATOR(Figure 6)
The LMC835 uses CMOS analog switches that have small
leakages (less than 50 nA). When a band is selected for flat
gain, all the switches in that band are open and the resona-
tor circuit is not connected to the LMC835 resistor network.
It is only in the flat mode that the small leakage currents can
cause problems. The input to the resonator circuit is usually
a capacitor and the leakage currents will slowly charge up
this capacitor to a large voltage if there is no resistive path
to limit it. When the band is set to any value other than flat,
the charge on the capacitor will be discharged by the resis-
tor network and there will be a transient at the output. To
Circuit operation revolves around an MM74HC165 parallel-
in/serial-out shift register. Data bits D0 through D7 are ap-
plied to the parallel of the MM74HC165 from 8 toggle
switches. The bits are shifted out to the DATA input of the
LMC835 in sync with the clock. When all data bits have
been loaded, CLOCK is inhibited and a STROBE pulse is
generated: this sequence is initiated by a START pulse.
LMC835-COP404L CPU INTERFACE (Refer toFigure 14)
The diagram shows AND gates between the COP and the
LMC835. These permit G2 to inhibit the CLOCK and DATA
lines (SK and SO) during a STROBE (G1) pulse. This func-
tion may also be implemented in software. As shown in Fig-
ure 2, the data groups are shifted in D0 first. Data is loaded
on positive clock edges.
limit the size of this transient, R
is necessary.
LEAK
HOW TO AVOID SWITCHING NOISE DUE TO LEAKAGE
CURRENT (Refer toFigures 7 and8)
To avoid switching noise due to leakage currents when
e
kX between Pin 3 and Pin 5Ð11 each, Pin 26 and Pin 12Ð
24 each. The resistor limits the voltage that the capacitor
can charge to, with minimal effects on the equalization. The
POWER SUPPLIES
changing the gain, it is recommended to put R
100
LEAK
These applications show LM317/337 regulators for the
g
7.5V supplies for the LMC835. Since the latter draws only
g
5 mA max., 1k series dropping resistors from the 15V op
amp supply and a pair of 7.5V zeners and bypass caps will
also suffice.
frequency response change due to R
are shown in Fig-
LEAK
ure 15. The gain error is only 0.2 dB and Q error is only 5%
at 12 dB boost or cut.
14