July 2, 2012
LM98640
Dual Channel, 14-Bit, 40 MSPS Analog Front End with LVDS
Output
General Description
Features
The LM98640 is a fully integrated, high performance 14-bit, 5
MSPS to 40 MSPS signal processing solution for image pro-
cessing applications. The Serial LVDS Output format per-
forms well during ionizing doses, preventing data loss. The
LM98640 has an adaptive power scaling feature to optimize
power consumption based on the operating frequency and
amount of gain required. High-speed signal throughput is
achieved with an innovative architecture utilizing Correlated
Double Sampling (CDS), typically employed with CCD arrays,
or Sample and Hold (S/H) inputs (for Contact Image Sensors
and CMOS image sensors). The sampling edges are pro-
grammable to a resolution of 1/64th of a pixel period. Both the
CDS and S/H have a programmable gain of either 0 dB or 6
dB The signal paths utilize two ±8 bit offset correction DACs
for coarse and fine offset correction, and 8 bit Programmable
Gain Amplifiers (PGA) for each channel. The PGA and offset
DAC are programmed independently allowing unique values
of gain and offset for each input. The signals are then routed
to two on chip 14-bit 40 MHz high performance analog-to-
digital converters (ADC). The fully differential processing
channel provides exceptional noise immunity, having a very
low noise floor of -79 dB with a gain of 1x. The 14-bit ADCs
have excellent dynamic performance making the LM98640
transparent in the image reproduction chain.
Seialized LVDS Outputs
■
■
■
■
■
■
■
LVDS Input Clock
CDS or S/H Processing for CCD or CIS sensors
Programmable Analog Gain for Each Channel
Programmable Analog Offset Correction
Programmable Input Clamp Voltage
Programmable Sampling Edge up to 1/64th pixel period
Key Specifications
Input Level
2.85 Volts
14-Bit
5 MSPS to 40 MSPS
±3.5 LSB
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
■
ADC Resolution
ADC Sampling Rate
INL @ 15 MHz
CDS or S/H Gain
PGA Gain Steps
PGA Gain Range
Coarse DAC Resolution
Coarse DAC Range
Fine DAC Resolution
Fine DAC Range
Noise Floor
0 dB or 6 dB
256 Steps
-3 dB to 18 dB
±8 Bits
±250 mV
±8 Bits
±5 mV
-79 dB
Crosstalk
Power Consumption
PGA 1-4x Gain
-80 dB
Applications
125 mW per channel (15 MSPS)
140 mW per channel (25 MSPS)
125 mW per channel (15 MSPS)
178 mW per channel (40 MSPS)
Focal Plane Electronics
■
■
■
■
■
■
Imaging Attitude Control Systems
PGA 1-8x Gain
Assembly Line Vision Systems
Factory Automation Vision Systems
Supply Voltages
3.3V Nominal (3.15V to 3.45V range)
1.8V Nominal (1.7V to 1.9V range)
High-speed Document Scanner
Multi- Function Peripherals
© 2012 Texas Instruments Incorporated
301374 SNAS596
www.ti.com