5秒后页面跳转
LC51024MB-45F208I PDF预览

LC51024MB-45F208I

更新时间: 2024-09-16 04:20:47
品牌 Logo 应用领域
莱迪思 - LATTICE 可编程逻辑器件
页数 文件大小 规格书
92页 616K
描述
3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD⑩ Family

LC51024MB-45F208I 数据手册

 浏览型号LC51024MB-45F208I的Datasheet PDF文件第2页浏览型号LC51024MB-45F208I的Datasheet PDF文件第3页浏览型号LC51024MB-45F208I的Datasheet PDF文件第4页浏览型号LC51024MB-45F208I的Datasheet PDF文件第5页浏览型号LC51024MB-45F208I的Datasheet PDF文件第6页浏览型号LC51024MB-45F208I的Datasheet PDF文件第7页 
TM  
ispXPLD 5000MX Family  
3.3V, 2.5V and 1.8V In-System Programmable  
eXpanded Programmable Logic Device XPLD™ Family  
March 2006  
Data Sheet  
Expanded In-System Programmability (ispXP™)  
• Instant-on capability  
Features  
Flexible Multi-Function Block (MFB)  
Architecture  
• Single chip convenience  
• In-System Programmable via IEEE 1532  
Interface  
• Infinitely reconfigurable via IEEE 1532 or  
sysCONFIG™ microprocessor interface  
• Design security  
• SuperWIDE™ logic (up to 136 inputs)  
• Arithmetic capability  
• Single- or Dual-port SRAM  
• FIFO  
Ternary CAM  
High Speed Operation  
sysCLOCK™ PLL Timing Control  
• Multiply and divide between 1 and 32  
• Clock shifting capability  
• 4.0ns pin-to-pin delays, 300MHz f  
• Deterministic timing  
MAX  
Low Power Consumption  
• External feedback capability  
Typical static power: 20 to 50mA (1.8V),  
30 to 60mA (2.5/3.3V)  
sysIO™ Interfaces  
LVCMOS 1.8, 2.5, 3.3V  
– Programmable impedance  
– Hot-socketing  
• 1.8V core for low dynamic power  
Easy System Integration  
• 3.3V (5000MV), 2.5V (5000MB) and 1.8V  
(5000MC) power supply operation  
• 5V tolerant I/O for LVCMOS 3.3 and LVTTL  
interfaces  
– Flexible bus-maintenance (Pull-up, pull-  
down, bus-keeper, or none)  
– Open drain operation  
• SSTL 2, 3 (I & II)  
• HSTL (I, III, IV)  
• PCI 3.3  
• GTL+  
LVDS  
LVPECL  
• IEEE 1149.1 interface for boundary scan testing  
• sysIO quick configuration  
• Density migration  
• Multiple density and package options  
• PQFP and fine pitch BGA packaging  
• Lead-free package options  
LVTTL  
Table 1. ispXPLD 5000MX Family Selection Guide  
ispXPLD 5256MX ispXPLD 5512MX ispXPLD 5768MX ispXPLD 51024MX  
Macrocells  
256  
8
512  
16  
768  
24  
1,024  
32  
Multi-Function Blocks  
Maximum RAM Bits  
Maximum CAM Bits  
sysCLOCK PLLs  
128K  
48K  
256K  
384K  
144K  
2
512K  
192K  
2
96K  
2
2
t
(Propagation Delay)  
4.0ns  
2.2ns  
2.8ns  
300MHz  
75K  
4.5ns  
2.8ns  
3.0ns  
275MHz  
150K  
5.0ns  
2.8ns  
3.2ns  
250MHz  
225K  
193/317  
5.2ns  
3.0ns  
3.7ns  
250MHz  
300K  
317/381  
PD  
t (Register Set-up Time)  
S
t
f
(Register Clock to Out Time)  
CO  
(Maximum Operating Frequency)  
MAX  
System Gates  
I/Os  
141  
149/193/253  
Packages  
208 PQFP  
256 fpBGA  
484 fpBGA  
256 fpBGA  
256 fpBGA  
484 fpBGA  
484 fpBGA  
672 fpBGA  
© 2006 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand  
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  
www.latticesemi.com  
1
5kmx_12.2  

与LC51024MB-45F208I相关器件

型号 品牌 获取价格 描述 数据表
LC51024MB-45F256C LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45F256I LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45F484C LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45F484I LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45F672C LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45F672I LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45FN208C LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45FN208I LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45FN256C LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX
LC51024MB-45FN256I LATTICE

获取价格

3.3V, 2.5V and 1.8V In-System Programmable eX