5秒后页面跳转
K3N5V1000D-TC PDF预览

K3N5V1000D-TC

更新时间: 2024-01-22 08:50:53
品牌 Logo 应用领域
三星 - SAMSUNG 有原始数据的样本ROM
页数 文件大小 规格书
4页 71K
描述
MASK ROM

K3N5V1000D-TC 技术参数

是否Rohs认证: 不符合生命周期:Active
包装说明:,Reach Compliance Code:compliant
风险等级:5.78Base Number Matches:1

K3N5V1000D-TC 数据手册

 浏览型号K3N5V1000D-TC的Datasheet PDF文件第2页浏览型号K3N5V1000D-TC的Datasheet PDF文件第3页浏览型号K3N5V1000D-TC的Datasheet PDF文件第4页 
K3N5V(U)1000D-TC  
CMOS MASK ROM  
16M-Bit (2Mx8 /1Mx16) CMOS MASK ROM  
FEATURES  
GENERAL DESCRIPTION  
The K3N5V(U)1000D-TC is a fully static mask programmable  
ROM fabricated using silicon gate CMOS process technology,  
and is organized either as 2,097,152x8 bit(byte mode) or as  
1,048,576x16 bit(word mode) depending on BHE voltage  
level.(See mode selection table)  
· Switchable organization  
2,097,152 x 8(byte mode)  
1,048,576 x 16(word mode)  
· Fast access time : 100ns(Max.)  
· Supply voltage : single +3.0V/ single +3.3V  
· Current consumption  
Operating : 40mA(Max.)  
Standby : 30mA(Max.)  
· Fully static operation  
· All inputs and outputs TTL compatible  
· Three state outputs  
This device operates with 3.0V or 3.3V power supply, and all  
inputs and outputs are TTL compatible.  
Because of its asynchronous operation, it requires no external  
clock assuring extremely easy operation.  
It is suitable for use in program memory of microprocessor, and  
data memory, character generator.  
· Package  
-. K3N5V(U)1000D-TC : 44-TSOP2-400  
The K3N5V(U)1000D-TC is packaged in a 44-TSOP2.  
PIN CONFIGURATION  
FUNCTIONAL BLOCK DIAGRAM  
A19  
N.C  
A18  
A17  
A7  
N.C  
A19  
A8  
X
1
2
44  
43  
42  
41  
40  
39  
38  
MEMORY CELL  
MATRIX  
(1,048,576x16/  
2,097,152x8)  
BUFFERS  
AND  
DECODER  
.
.
.
.
.
.
.
.
3
4
A9  
A6  
A10  
A11  
A12  
5
A5  
6
A4  
7
Y
A3  
8
37 A13  
SENSE AMP.  
BUFFERS  
AND  
DECODER  
A14  
36  
A2  
9
DATA OUT  
BUFFERS  
A1  
A15  
35  
10  
11  
12  
13  
14  
15  
16  
17  
18  
A0  
A16  
A0  
34  
33  
32  
31  
30  
29  
28  
27  
26  
TSOP2  
BHE  
VSS  
CE  
VSS  
OE  
Q0  
A-1  
.
.
.
Q15/A-1  
Q7  
Q8  
CE  
OE  
Q14  
Q6  
Q0/Q8  
Q7/Q15  
Q1  
CONTROL  
LOGIC  
Q9  
Q13  
Q5  
Q2 19  
BHE  
Q10 20  
25 Q12  
Q4  
24  
Q3  
21  
22  
Q11  
VCC  
23  
Pin Name  
A0 - A19  
Pin Function  
Address Inputs  
Q0 - Q14  
Data Outputs  
K3N5V(U)1000D-TC  
Output 15(Word mode)/  
LSB Address(Byte mode)  
Q15 /A-1  
BHE  
CE  
Word/Byte selection  
Chip Enable  
Output Enable  
Power  
OE  
VCC  
VSS  
N.C  
Ground  
No Connection  

与K3N5V1000D-TC相关器件

型号 品牌 获取价格 描述 数据表
K3N5V1000D-TC10 SAMSUNG

获取价格

MASK ROM, 1MX16, 100ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
K3N5V1000E-DC10 SAMSUNG

获取价格

MASK ROM, 1MX16, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N5V1000E-DC100 SAMSUNG

获取价格

MASK ROM, 1MX16, 100ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N5V1000E-DC12 SAMSUNG

获取价格

MASK ROM, 1MX16, 120ns, CMOS, PDIP42, 0.600 INCH, DIP-42
K3N5V1000E-GC10 SAMSUNG

获取价格

MASK ROM, 1MX16, 100ns, CMOS, PDSO44, 0.600 INCH, SOP-44
K3N5V1000E-GC12 SAMSUNG

获取价格

MASK ROM, 1MX16, 120ns, CMOS, PDSO44, 0.600 INCH, SOP-44
K3N5V1000E-GC120 SAMSUNG

获取价格

MASK ROM, 1MX16, 120ns, CMOS, PDSO44, 0.600 INCH, SOP-44
K3N5V1000E-TC10 SAMSUNG

获取价格

MASK ROM, 1MX16, 100ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
K3N5V1000E-TC100 SAMSUNG

获取价格

MASK ROM, 1MX16, 100ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44
K3N5V1000E-TC12 SAMSUNG

获取价格

MASK ROM, 1MX16, 120ns, CMOS, PDSO44, 0.400 INCH, TSOP2-44