5秒后页面跳转
捷配首页

Datasheet > JM38510/50501BLX
JM38510/50501BLX PDF预览

JM38510/50501BLX

更新时间： 2024-11-24 20:02:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟输入元件可编程逻辑
页数 文件大小 规格书
24页 354K
描述
OT PLD, 25ns, TTL, CDIP24, CERAMIC, DIP-24

阅读下载

中文翻译

获取价格

JM38510/50501BLX 技术参数

生命周期：Obsolete零件包装代码：DIP
包装说明：DIP,针数：24
Reach Compliance Code：unknownECCN代码：3A001.A.2.C
HTS代码：8542.39.00.01风险等级：5.21
最大时钟频率：28.5 MHzJESD-30 代码：R-GDIP-T24
长度：32.005 mm专用输入次数：14
I/O 线路数量：6端子数量：24
最高工作温度：125 °C最低工作温度：-55 °C
组织：14 DEDICATED INPUTS, 6 I/O输出函数：COMBINATORIAL
封装主体材料：CERAMIC, GLASS-SEALED封装代码：DIP
封装形状：RECTANGULAR封装形式：IN-LINE
峰值回流温度（摄氏度）：NOT SPECIFIED可编程逻辑类型：OT PLD
传播延迟：25 ns认证状态：Not Qualified
筛选级别：MIL-M-38510 Class B座面最大高度：5.08 mm
最大供电电压：5.25 V最小供电电压：4.75 V
标称供电电压：5 V表面贴装：NO
技术：TTL温度等级：MILITARY
端子形式：THROUGH-HOLE端子节距：2.54 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：7.62 mmBase Number Matches：1

JM38510/50501BLX 数据手册

 浏览型号JM38510/50501BLX的Datasheet PDF文件第2页浏览型号JM38510/50501BLX的Datasheet PDF文件第3页浏览型号JM38510/50501BLX的Datasheet PDF文件第4页浏览型号JM38510/50501BLX的Datasheet PDF文件第5页浏览型号JM38510/50501BLX的Datasheet PDF文件第6页浏览型号JM38510/50501BLX的Datasheet PDF文件第7页 
TIBPAL20L8-15C, TIBPAL20R4-15C, TIBPAL20R6-15C, TIBPAL20R8-15C  
TIBPAL20L8-20M, TIBPAL20R4-20M, TIBPAL20R6-20M, TIBPAL20R8-20M  
HIGH-PERFORMANCE IMPACT PAL CIRCUITS  
SRPS021 – D2920, JUNE 1986 – REVISED AUGUST 1989  
TIBPAL20L8’  
C SUFFIX . . . JT OR NT PACKAGE  
M SUFFIX . . . JT OR W PACKAGE  
•
High-Performance: f  
(w/o feedback)  
max  
TIBPAL20R’ -15C Series . . . 45 MHz  
TIBPAL20R’ -20M Series . . . 41.6 MHz  
(TOP VIEW)  
•
•
•
High-Performance . . . 45 MHz Min  
I
I
I
I
I
I
I
I
V
I
O
I/O  
I/O  
I/O  
I/O  
I/O  
I/O  
O
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
CC  
Reduced I  
of 180 mA Max  
CC  
2
3
Functionally Equivalent, but Faster Than  
PAL20L8, PAL20R4, PAL20R6, PAL20R8  
4
5
•
Power-Up Clear on Registered Devices (All  
Register Outputs are Set Low, but Voltage  
Levels at the Output Pins Go High)  
6
7
8
I
I
I
9
•
•
Preload Capability on Output Registers  
Simplifies Testing  
10  
11  
12  
I
I
Package Options Include Both Plastic and  
Ceramic Chip Carriers in Addition to Plastic  
and Ceramic DIPs  
GND  
TIBPAL20L8’  
C SUFFIX . . . FN PACKAGE  
M SUFFIX . . . FK PACKAGE  
I/O  
PORT  
S
I
3-STATE  
REGISTERED  
Q OUTPUTS  
DEVICE  
INPUTS O OUTPUTS  
(TOP VIEW)  
PAL20L8  
PAL20R4  
PAL20R6  
PAL20R8  
14  
12  
12  
12  
2
0
0
0
0
6
4
2
0
4 (3-state buffers)  
6 (3-state buffers)  
8 (3-state buffers)  
4
3
2
1
28 27 26  
25  
5
I
I
I
I/O  
I/O  
I/O  
description  
6
24  
23  
7
These programmable array logic devices feature  
high speed and functional equivalency when  
compared with currently available devices. These  
IMPACT circuits combine the latest Advanced  
Low-Power Schottky technology with proven  
titanium-tungsten fuses to provide reliable,  
high-performance substitutes for conventional  
TTL logic. Their easy programmability allows for  
quick design of custom functions and typically  
results in a more compact circuit board. In  
addition, chip carriers are available for futher  
reduction in board space.  
8
NC  
22 NC  
21 I/O  
20 I/O  
19 I/O  
9
I
I
I
10  
11  
12 13 14 15 16 17 18  
NC – No internal connection  
Pin assignments in operating mode  
Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state.  
This feature simplifies testing because the registers can be set to an initial state prior to executing the test  
sequence.  
The TIBPAL20’ C series is characterized from 0°C to 75°C. The TIBPAL20’ M series is characterized for  
operation over the full military temperature range of –55°C to 125°C.  
These devices are covered by U.S. Patent 4,410,987.  
IMPACT is a trademark of Texas Instruments Incorporated.  
PAL is a registered trademark of Advanced Micro Devices Inc.  
PRODUCTION DATA information is current as of publication date.  
Copyright 1989, Texas Instruments Incorporated  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily  
include testing of all parameters.  
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1
1234567...24

中文翻译

下载PDF

与JM38510/50501BLX相关器件

型号 品牌 获取价格 描述 数据表
JM38510/50502BLA TI

获取价格

 		高性能 Impact PAL 电路 | JT | 24 | -55 to 125
JM38510/50502BLX CYPRESS

获取价格

 		OT PLD, 20ns, TTL, CDIP24, CERAMIC, DIP-24
JM38510/50504BLA TI

获取价格

 		高性能 Impact PAL 电路 | JT | 24 | -55 to 125
JM38510/50601BRA TI

获取价格

 		HIGH-PERFORMANCE IMPACT PAL CIRCUITS
JM38510/50602BRA TI

获取价格

 		HIGH-PERFORMANCE IMPACT PAL CIRCUITS
JM38510/50603BRA TI

获取价格

 		HIGH-PERFORMANCE IMPACT PAL CIRCUITS
JM38510/50604BRA TI

获取价格

 		HIGH-PERFORMANCE IMPACT PAL CIRCUITS
JM38510/50605BRA TI

获取价格

 		LOW-POWER HIGH-PERFORMANCE IMPACT
JM38510/50606BRA TI

获取价格

 		LOW-POWER HIGH-PERFORMANCE IMPACT
JM38510/50607BRA TI

获取价格

 		LOW-POWER HIGH-PERFORMANCE IMPACT

与JM38510/50501BLX相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证