ISL65426MR
Data Sheet
November 11, 2011
FN6575.1
Enhanced Product (EP) 6.0A Dual
Synchronous Buck Regulator with
Integrated MOSFETs
Features
• Specifications per DLA VID V62/07639
• Full Mil-Temp Electrical Performance from -55°C to +125°C
The ISL65426MREP is a high efficiency dual output
• Controlled Baseline with One Wafer Fabrication Site and
One Assembly/Test Site
monolithic synchronous buck converter operating over an
input voltage range of 2.5V to 5.5V. This single chip power
solution provides two output voltages which are selectable or
externally adjustable from 1.2V to 80% of the supply voltage
while delivering up to 6.0A of total combined output current
• Full Homogeneous Lot Processing in Wafer Fab
• Current Density Validated per MIL-PRF-38535
• Full Traceability Through Assembly and Test by
Date/Trace Code Assignment
when used at T of +125°C or less. The two PWMs are
J
synchronized 180° out of phase reducing the RMS input
current and ripple voltage.
• Enhanced Process Change Notification
• Enhanced Obsolescence Management
• Eliminates Need for Up-Screening a COTS Component
• High Efficiency of up to 90%
The ISL65426MREP switches at a fixed frequency of 1MHz
and utilizes current-mode control with integrated
compensation to minimize the size and number of external
components. The internal synchronous power switches are
optimized for good thermal performance, high efficiency,
and eliminate the need for an external Schottky diode.
• Fixed Frequency: 1MHz
• Operates From 2.5V to 5.5V Supply
• ±2.0% Reference
A unique power block architecture allows partitioning to
support one of four configuration options. One master
power block is associated with each synchronous converter
channel. Four floating slave power blocks allow the user to
assign them to either channel. Proper external
configuration of the power blocks is verified internally prior
to soft-start initialization.
• Flexible Output Voltage Options
- Programmable 2-Bit VID Input
- Adjustable Output From 1.2V to 4.0V
• Power Blocks are Rated at:
- 1A typ for T < +125°C and VIN Range 4.0V to 5.5V
J
- 0.7A typ for T < +125°C and VIN Range 2.5V to 5.5V
J
Independent enable inputs allow for synchronization or
sequencing soft-start intervals of the two converter
channels. A third enable input allows additional sequencing
for multi-input bias supply designs. Individual power good
indicators (PG1, PG2) signal when output voltage is within
regulation window.
• Ultra-Compact DC/DC Converter Design
• PWMs Synchronized 180° Out of Phase
• Independent Enable Inputs and System Enable
• Independent Output Digital Soft-Start
• Power Good Output Voltage Monitor
The ISL65426MREP integrates protection for both
• Short-Circuit and Thermal-Overload Protection
• Overcurrent and Undervoltage Protection
synchronous buck regulator channels. The fault conditions
include overcurrent, undervoltage, and IC thermal monitor.
High integration contained in a thin Quad Flat No-lead
(QFN) package makes the ISL65426MREP an ideal choice
to power many of today’s small form factor applications. A
single chip solution for large scale digital ICs, like field
programmable gate arrays (FPGA), requiring separate core
and I/O voltages.
Applications
• FPGA, CPLD, DSP, and CPU Core and I/O Voltages
• Point-of-Load Regulation in Distributed Power Systems
Ordering Information
VENDOR PART
NUMBER
(Notes 1, 2)
TEMP.
RANGE
(°C)
Device Information
VENDOR ITEM
DRAWING
PKG.
PACKAGE DWG. #
The specifications for an Enhanced Product (EP) device are
defined in a Vendor Item Drawing (VID), which is controlled
by the Defense Logistics Agency (DLA). “Hot-links” to the
applicable VID and other supporting application information
are provided on our website.
ISL65426MREP V62/07639-01XB -55 to +125 50 Ld 5x10 L50.5x10
QFN
NOTES:
1. Add -TK suffix for 1000 piece tape and reel. Please refer to TB347 for
details on reel specifications.
2. Devices must be procured to the VENDOR PART NUMBER.
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2007, 2011. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
5秒后页面跳转
解析光耦仿真器：升级光耦合器技术的必要性
英伟达新一代Blackwell GPU过热问题致交付延迟
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
