5秒后页面跳转
捷配首页

Datasheet > 存储 > SRAM> IS61LPS12832A-250TQI
IS61LPS12832A-250TQI PDF预览

IS61LPS12832A-250TQI

更新时间： 2024-02-13 07:01:18
品牌 Logo 应用领域
美国芯成 - ISSI 内存集成电路静态存储器
页数 文件大小 规格书
26页 167K
描述
128K x 32, 128K x 36, 256K x 18 4 Mb SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT STATIC RAM

阅读下载

获取价格

IS61LPS12832A-250TQI 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Obsolete零件包装代码：QFP
包装说明：TQFP-100针数：100
Reach Compliance Code：compliantECCN代码：3A991.B.2.A
HTS代码：8542.32.00.41风险等级：5.81
最长访问时间：2.6 ns其他特性：PIPELINED ARCHITECTURE
最大时钟频率 (fCLK)：250 MHzI/O 类型：COMMON
JESD-30 代码：R-PQFP-G100JESD-609代码：e0
长度：20 mm内存密度：4194304 bit
内存集成电路类型：CACHE SRAM内存宽度：32
湿度敏感等级：3功能数量：1
端子数量：100字数：131072 words
字数代码：128000工作模式：SYNCHRONOUS
最高工作温度：85 °C最低工作温度：-40 °C
组织：128KX32输出特性：3-STATE
封装主体材料：PLASTIC/EPOXY封装代码：LQFP
封装等效代码：QFP100,.63X.87封装形状：RECTANGULAR
封装形式：FLATPACK, LOW PROFILE并行/串行：PARALLEL
峰值回流温度（摄氏度）：NOT SPECIFIED电源：2.5/3.3,3.3 V
认证状态：Not Qualified座面最大高度：1.6 mm
最大待机电流：0.075 A最小待机电流：3.14 V
子类别：SRAMs最大压摆率：0.25 mA
最大供电电压 (Vsup)：3.465 V最小供电电压 (Vsup)：3.135 V
标称供电电压 (Vsup)：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：GULL WING
端子节距：0.65 mm端子位置：QUAD
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：14 mm
Base Number Matches：1

IS61LPS12832A-250TQI 数据手册

 浏览型号IS61LPS12832A-250TQI的Datasheet PDF文件第2页浏览型号IS61LPS12832A-250TQI的Datasheet PDF文件第3页浏览型号IS61LPS12832A-250TQI的Datasheet PDF文件第4页浏览型号IS61LPS12832A-250TQI的Datasheet PDF文件第5页浏览型号IS61LPS12832A-250TQI的Datasheet PDF文件第6页浏览型号IS61LPS12832A-250TQI的Datasheet PDF文件第7页 
IS61(64)LPS12832A  
IS61(64)LPS12836A IS61(64)VPS12836A  
IS61(64)LPS25618A IS61(64)VPS25618A  
®
ISSI  
128K x 32, 128K x 36, 256K x 18  
4 Mb SYNCHRONOUS PIPELINED,  
SINGLE CYCLE DESELECT STATIC RAM  
PRELIMINARY INFORMATION  
FEBRUARY 2005  
DESCRIPTION  
FEATURES  
The ISSIIS61(64)LPS12832A,IS61(64)LPS/VPS12836A  
andIS61(64)LPS/VPS25618Aarehigh-speed,low-power  
synchronous static RAMs designed to provide burstable,  
high-performancememoryforcommunicationandnetwork-  
ingapplications.TheIS61(64)LPS12832Aisorganizedas  
131,072wordsby32bits.TheIS61(64)LPS/VPS12836A  
isorganizedas131,072wordsby36bits.TheIS61(64)LPS/  
VPS25618A is organized as 262,144 words by 18 bits.  
Fabricated with ISSI's advanced CMOS technology, the  
deviceintegratesa2-bitburstcounter,high-speedSRAM  
core,andhigh-drivecapabilityoutputsintoasinglemono-  
lithic circuit. All synchronous inputs pass through regis-  
ters controlled by a positive-edge-triggered single clock  
input.  
• Internal self-timed write cycle  
• Individual Byte Write Control and Global Write  
• Clock controlled, registered address, data and  
control  
• Burst sequence control using MODE input  
• Three chip enable option for simple depth  
expansion and address pipelining  
• Common data inputs and data outputs  
• Auto Power-down during deselect  
• Single cycle deselect  
Write cycles are internally self-timed and are initiated by  
therisingedgeoftheclockinput. Writecyclescanbeone  
tofourbyteswideascontrolledbythewritecontrolinputs.  
• Snooze MODE for reduced-power standby  
• Power Supply  
Separatebyteenablesallowindividualbytestobewritten.  
The byte write operation is performed by using the byte  
write enable (BWE) input combined with one or more  
individual byte write signals (BWx). In addition, Global  
Write (GW) is available for writing all bytes at one time,  
regardless of the byte write controls.  
LPS: VDD 3.3V + 5%, VDDQ 3.3V/2.5V + 5%  
VPS: VDD 2.5V + 5%, VDDQ 2.5V + 5%  
• JEDEC 100-Pin TQFP, 119-ball PBGA, and  
165-ball PBGA packages  
• Automotive temperature available  
• Lead Free available  
Bursts can be initiated with either ADSP (Address Status  
Processor) or ADSC (Address Status Cache Controller)  
inputpins.Subsequentburstaddressescanbegenerated  
internally and controlled by the ADV (burst address  
advance) input pin.  
The mode pin is used to select the burst sequence order,  
Linear burst is achieved when this pin is tied LOW.  
Interleave burst is achieved when this pin is tied HIGH or  
left floating.  
FAST ACCESS TIME  
Symbol  
tKQ  
Parameter  
250  
2.6  
4
200  
3.1  
5
Units  
ns  
Clock Access Time  
Cycle Time  
tKC  
ns  
Frequency  
250  
200  
MHz  
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability  
arisingoutoftheapplicationoruseofanyinformation, productsorservicesdescribedherein. Customersareadvisedtoobtainthelatestversionofthisdevicespecificationbeforerelyingonany  
publishedinformationandbeforeplacingordersforproducts.  
Integrated Silicon Solution, Inc. — 1-800-379-4774  
Rev. 00A  
1
10/07/04  
1234567...26

下载PDF

与IS61LPS12832A-250TQI相关器件

型号 品牌 描述 获取价格 数据表
IS61LPS12832EC-200B2 ISSI 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

获取价格
IS61LPS12832EC-200B2I ISSI 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

获取价格
IS61LPS12832EC-200B2L ISSI 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

获取价格
IS61LPS12832EC-200B2LI ISSI 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

获取价格
IS61LPS12832EC-200B3 ISSI 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

获取价格
IS61LPS12832EC-200B3I ISSI 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM

获取价格

与IS61LPS12832A-250TQI相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证