Datasheet > 逻辑 > 总线驱动器/收发器> IN74HCT126AD

IN74HCT126AD

更新时间： 2024-01-23 23:34:55

品牌	Logo	应用领域
INTEGRAL		总线驱动器总线收发器
页数	文件大小	规格书
5页	137K
描述
QUAD 3-STATE NONINVERTING BUFFERS

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

IN74HCT126AD 技术参数

生命周期：	Contact Manufacturer	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.79
Base Number Matches：	1

IN74HCT126AD 数据手册

IN74HCT126A

AC ELECTRICAL CHARACTERISTICS(V_CC=5.0 V ± 10%, C_L=50pF,Input t_r=t_f=6.0 ns)

Guaranteed Limit

Symbol

Parameter

Unit

25 °C ≤85°C ≤125°

-55°C

t_PLH

t_PHL

t_PLZ

t_PHZ

t_PZL

t_PZH

Maximum Propagation Delay, Input A to

Output Y (Figures 1 and 3)

Maximum Propagation Delay, Output

Enable toY (Figures 2 and 4)

Maximum Propagation Delay, Output

Enable toY (Figures 2 and 4)

t_TLH, t_THLMaximum Output Transition Time, Any

Output

(Figures 1 and 3)

C_IN

C_OUT

Maximum Input Capacitance

Maximum

Three-State

Output

Capacitance (Output in High-Impedance

State)

Power Dissipation Capacitance (Per

Buffer)

Typical @25°C,V_CC=5.0

C_PD

Used to determine the no-load dynamic

power

consumption:

P_D=C_PDV_CC²f+I_CCV_CC

Figure 1. Switching Waveforms

Figure 2. Switching Waveforms

1 2 345

下载PDF

与IN74HCT126AD相关器件

型号	品牌	描述	获取价格	数据表
IN74HCT126AN	IKSEMICON	Quad 3-State Noninverting Buffers High-Performance Silicon-Gate CMOS	获取价格
IN74HCT126AN	INTEGRAL	QUAD 3-STATE NONINVERTING BUFFERS	获取价格
IN74HCT132A	IKSEMICON	Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS	获取价格
IN74HCT132A	INTEGRAL	QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS	获取价格
IN74HCT132AD	IKSEMICON	Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS	获取价格
IN74HCT132AD	INTEGRAL	QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS	获取价格