5秒后页面跳转
IN74HCT126AN PDF预览

IN74HCT126AN

更新时间: 2024-02-06 06:32:06
品牌 Logo 应用领域
INTEGRAL /
页数 文件大小 规格书
5页 137K
描述
QUAD 3-STATE NONINVERTING BUFFERS

IN74HCT126AN 数据手册

 浏览型号IN74HCT126AN的Datasheet PDF文件第2页浏览型号IN74HCT126AN的Datasheet PDF文件第3页浏览型号IN74HCT126AN的Datasheet PDF文件第4页浏览型号IN74HCT126AN的Datasheet PDF文件第5页 
IN74HCT126A  
QUAD 3-STATE NONINVERTING BUFFERS  
High-Performance Silicon-Gate CMOS  
The IN74HCT126A is identical in pinout to the LS/ALS126.  
The IN74HCT126A may be used as a level converter for  
interfacing TTL or NMOS outputs to High Speed CMOS inputs.  
The IN74HCT126A noninverting buffers are designed to be  
used with 3-state memory address drivers, clock drivers, and  
other bus-oriented systems. The devices have four separate  
output enables that are active-high.  
TTL/NMOS Compatible Input Levels  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 4.5 to 5.5 V  
Low Input Current: 1.0 µA  
ORDERING INFORMATION  
IN74HCT126AN Plastic  
IN74HCT126AD SOIC  
TA = -55° to 125° C for all  
packages  
LOGIC DIAGRAM  
PIN ASSIGNMENT  
FUNCTION TABLE  
Inputs  
Output  
PIN 14 =VCC  
PIN 7 = GND  
A
OE  
H
Y
H
L
H
L
X
H
L
Z
X = don’t care  
Z = high impedance  
1

与IN74HCT126AN相关器件

型号 品牌 描述 获取价格 数据表
IN74HCT132A IKSEMICON Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

获取价格

IN74HCT132A INTEGRAL QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

获取价格

IN74HCT132AD IKSEMICON Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

获取价格

IN74HCT132AD INTEGRAL QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

获取价格

IN74HCT132AN IKSEMICON Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High-Performance Silicon-Gate CMOS

获取价格

IN74HCT132AN INTEGRAL QUAD 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS

获取价格