5秒后页面跳转
IDT79RC32V364-133DAI PDF预览

IDT79RC32V364-133DAI

更新时间: 2024-01-04 21:15:59
品牌 Logo 应用领域
其他 - ETC 外围集成电路微处理器时钟
页数 文件大小 规格书
21页 483K
描述
32-Bit Microprocessor

IDT79RC32V364-133DAI 技术参数

是否无铅:含铅是否Rohs认证:不符合
生命周期:Obsolete零件包装代码:QFP
包装说明:LFQFP, QFP144,.87SQ,20针数:144
Reach Compliance Code:not_compliantECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.47
Is Samacsys:N地址总线宽度:32
位大小:32边界扫描:YES
最大时钟频率:67 MHz外部数据总线宽度:32
格式:FIXED POINT集成缓存:YES
JESD-30 代码:S-PQFP-G144JESD-609代码:e0
长度:20 mm低功率模式:YES
湿度敏感等级:3端子数量:144
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP144,.87SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):240
电源:3.3 V认证状态:Not Qualified
座面最大高度:1.6 mm速度:133 MHz
子类别:Microprocessors最大压摆率:360 mA
最大供电电压:3.465 V最小供电电压:3.135 V
标称供电电压:3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:20宽度:20 mm
uPs/uCs/外围集成电路类型:MICROPROCESSOR, RISCBase Number Matches:1

IDT79RC32V364-133DAI 数据手册

 浏览型号IDT79RC32V364-133DAI的Datasheet PDF文件第4页浏览型号IDT79RC32V364-133DAI的Datasheet PDF文件第5页浏览型号IDT79RC32V364-133DAI的Datasheet PDF文件第6页浏览型号IDT79RC32V364-133DAI的Datasheet PDF文件第8页浏览型号IDT79RC32V364-133DAI的Datasheet PDF文件第9页浏览型号IDT79RC32V364-133DAI的Datasheet PDF文件第10页 
79RC32364™  
Pin  
Type  
Description  
Width(1:0)  
O
Bus Width  
Indicates the Physical Memory/IO data bus size as follows:  
Port  
Width(1) Width(0)  
Width  
0
0
1
1
0
1
0
1
8 bits  
16 bits  
32 bits  
Reserved  
BE*(3:0)  
O
ByteEnables(3:0)/Addr(1:0)  
Indicates which byte lanes are expected to participate in the transfer.  
Byte Lanes Enabled In Data Transfer  
Port Width  
32-bit  
BE(3)  
Used  
BE(2)  
BE(1)  
Used  
BE(0)  
Used  
Used  
16-bit  
Byte High  
Enable  
Not Used  
Address Bit 1  
(A1)  
Byte Low  
Enable  
8-bit  
Not Used  
Not Used  
Address Bit 1  
(A1)  
Address Bit 0  
(A0)  
(Driven High) (Driven High)  
CIP*  
I/D*  
O
O
O
O
O
Cycle-in-progress  
Denotes that a cycle is in progress. Asserted in the address phase and continue asserted until the ACK* for the last data is sampled.  
I/D*  
Indicates that the current cycle is for an instruction (active high) or data (active low) transaction.  
Rd*  
Read  
This active-low signal indicates that the current transaction is a read.  
Wr*  
Write  
This active-low signal indicates that the current cycle transaction is a write.  
DataEn*  
Data Enable  
This active-low signal indicates that the AD bus is in data cycle. DEN* is asserted after the address cycle (starting of data cycle), and  
deasserted at the end of the last data cycle.  
DT/R*  
Ack*  
O
I
Data Transmit/Receive  
This active-low signal indicates the current cycle transaction of data direction. “High” is for a write cycle and “Low” is for a read cycle.  
Acknowledge Receiving Data  
On read transactions, this signal indicates to the RC32364 that the memory system has placed valid data on the A/D bus, and that  
the processor may move the data into the on-chip Read Buffer. On a write transaction, this indicates to the RC32364 that the mem-  
ory system has accepted the data on the A/D bus.  
Last*  
O
Last Data  
This active-low output is used to indicate the last data phase of a transfer.  
Handshake Interface  
BusErr*  
I
Bus Error  
Indicates that a bus error has occurred.  
Table 3 System Interface Pin Descriptions (Page 2 of 4)  
7 of 21  
June 20, 2000  
*Notice: The information in this document is subject to change without notice  

与IDT79RC32V364-133DAI相关器件

型号 品牌 描述 获取价格 数据表
IDT79RC32V364-133DAI8 IDT RISC Microprocessor, 32-Bit, 133MHz, CMOS, PQFP144, 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144

获取价格

IDT79RC36100-20DH ETC 32-Bit Microprocessor

获取价格

IDT79RC3610020MS IDT RISC Microcontroller, 32-Bit, 20MHz, CMOS, PQFP208, CAVITY-DOWN, MQUAD-208

获取价格

IDT79RC36100-20MS ETC 32-Bit Microprocessor

获取价格

IDT79RC36100-25DH ETC 32-Bit Microprocessor

获取价格

IDT79RC3610025MS IDT RISC Microcontroller, 32-Bit, 25MHz, CMOS, PQFP208, CAVITY-DOWN, MQUAD-208

获取价格