Datasheet > IDT72V3666

IDT72V3666

更新时间： 2024-11-25 05:11:59

品牌	Logo	应用领域
艾迪悌 - IDT		配套器件先进先出芯片
页数	文件大小	规格书
39页	380K
描述
3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

IDT72V3666 数据手册

3.3 VOLT CMOS TRIPLE BUS SyncFIFO^TMWITH BUS-MATCHING

2,048 x 36 x 2

4,096 x 36 x 2

8,192 x 36 x 2

IDT72V3656

IDT72V3666

IDT72V3676

• Serial or parallel programming of partial flags

FEATURES

• Big- or Little-Endian format for word and byte bus sizes

• Loopback mode on Port A

• Retransmit Capability

• Master Reset clears data and configures FIFO, Partial Reset

clears data but retains configuration settings

• Mailbox bypass registers for each FIFO

• Free-running CLKA, CLKB and CLKC may be asynchronous or

coincident (simultaneous reading and writing of data on a single

clock edge is permitted)

• Auto power down minimizes power dissipation

• Available in a space-saving 128-pin Thin Quad Flatpack (TQFP)

• Pin and functionally compatible versions of the 5V parts,

IDT723656/723666/723676

• Pin compatible to the lower density parts, IDT72V3626/3636/3646

• Industrial temperature range (–40°C to +85°C) is available

• Memory storage capacity:

IDT72V3656

IDT72V3666

IDT72V3676

–

2,048 x 36 x 2

4,096 x 36 x 2

8,192 x 36 x 2

• Clock frequencies up to 100 MHz (6.5ns access time)

• Two independent FIFOs buffer data between one bidirectional

36-bit port and two unidirectional 18-bit ports (Port C receives

and Port B transmits)

• 18-bit (word) and 9-bit (byte) bus sizing of 18 bits (word) on

Ports B and C

• Select IDT Standard timing (using EFA , EFB , FFA , and FFC flag

functions) or First Word Fall Through Timing (using ORA, ORB,

IRA, and IRC flag functions)

• Programmable Almost-Empty and Almost-Full flags; each has

five default offsets (8, 16, 64, 256 and 1,024)

FUNCTIONAL BLOCK DIAGRAM

MBF1

Mail 1

CLKA

CSA

Port-A

Control

Logic

W/RA

B0-B17

ENA

RAM ARRAY

2,048 x 36

4,096 x 36

8,192 x 36

MBA

LOOP

CLKB

RENB

CSB

Port-B

Control

Logic

FIFO1,

Mail1

Reset

Logic

MRS1

PRS1

MBB

Read

Pointer

Write

Pointer

SIZEB

Status Flag

Logic

FFA/IRA

EFB/ORB

AFA

AEB

FIFO1

FIFO2

Common

Port

FS2

FS0/SD

Control

Logic

Programmable Flag

Offset Registers

Timing

Mode

FS1/SEN

(B and C)

A0-A35

FWFT

FFC/IRC

AFC

Status Flag

Logic

EFA/ORA

AEA

Read

Pointer

Write

Pointer

FIFO2,

Mail2

Reset

Logic

MRS2

PRS2

RT1

RTM

RT2

FIFO1 and

FIFO2

Retransmit

Logic

RAM ARRAY

2,048 x 36

4,096 x 36

8,192 x 36

C0-C17

CLKC

WENC

MBC

Port-C

Control

Logic

Mail 2

SIZEC

4665 drw01

MBF2

IDTandtheIDTlogoaretrademarksofIntegratedDeviceTechnology,Inc. TheSyncFIFOisatrademarkofIntegratedDeviceTechnology,Inc.

COMMERCIAL TEMPERATURE RANGE

NOVEMBER 2003



DSC-4665/4

12 3 4 5 6 7...39

中文翻译

下载PDF

与IDT72V3666相关器件

型号	品牌	获取价格	描述	数据表
IDT72V3666L10PF	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
IDT72V3666L10PF8	IDT	获取价格	Bi-Directional FIFO, 4KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3666L10PF9	IDT	获取价格	FIFO, 4KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3666L10PFG	IDT	获取价格	暂无描述
IDT72V3666L10PFG8	IDT	获取价格	FIFO, 4KX36, 6.5ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3666L15PF	IDT	获取价格	3.3 VOLT CMOS TRIPLE BUS SyncFIFOTM WITH BUS-MATCHING
IDT72V3666L15PF8	IDT	获取价格	Bi-Directional FIFO, 4KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3666L15PF9	IDT	获取价格	FIFO, 4KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3666L15PFG	IDT	获取价格	FIFO, 4KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128
IDT72V3666L15PFG8	IDT	获取价格	FIFO, 4KX36, 10ns, Synchronous, CMOS, PQFP128, TQFP-128

与IDT72V3666相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

40
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

32
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

60
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

56

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V3666

IDT72V3666 数据手册

与IDT72V3666相关器件

与IDT72V3666相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

IDT72V3666

IDT72V3666 数据手册

与IDT72V3666相关器件

与IDT72V3666相关文章

您还可以找

您在本页遇到什么问题？