5秒后页面跳转
IDT72V251L10JI PDF预览

IDT72V251L10JI

更新时间: 2024-02-27 08:20:51
品牌 Logo 应用领域
艾迪悌 - IDT 先进先出芯片
页数 文件大小 规格书
14页 117K
描述
3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9

IDT72V251L10JI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:LQFP,针数:32
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.32.00.71风险等级:5.37
最长访问时间:6.5 ns周期时间:10 ns
JESD-30 代码:S-PQFP-G32JESD-609代码:e3
长度:7 mm内存密度:73728 bit
内存宽度:9湿度敏感等级:3
功能数量:1端子数量:32
字数:8192 words字数代码:8000
工作模式:SYNCHRONOUS最高工作温度:70 °C
最低工作温度:组织:8KX9
可输出:YES封装主体材料:PLASTIC/EPOXY
封装代码:LQFP封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE并行/串行:PARALLEL
峰值回流温度(摄氏度):260认证状态:Not Qualified
座面最大高度:1.6 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Matte Tin (Sn) - annealed
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmBase Number Matches:1

IDT72V251L10JI 数据手册

 浏览型号IDT72V251L10JI的Datasheet PDF文件第4页浏览型号IDT72V251L10JI的Datasheet PDF文件第5页浏览型号IDT72V251L10JI的Datasheet PDF文件第6页浏览型号IDT72V251L10JI的Datasheet PDF文件第8页浏览型号IDT72V251L10JI的Datasheet PDF文件第9页浏览型号IDT72V251L10JI的Datasheet PDF文件第10页 
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO™  
256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9  
COMMERCIALANDINDUSTRIAL  
TEMPERATURERANGES  
IDT72V221, (2,048-m) writes for the IDT72V231, (4,096-m) writes for the  
IDT72V241and(8,192-m)writesfortheIDT72V251. Theoffsetm”isdefined  
intheFullOffsetregisters.  
Ifthereisnofulloffsetspecified,theProgrammableAlmost-Fullflag(PAF)  
will go LOW at Full-7 words.  
OUTPUTS:  
FULL FLAG (FF)  
TheFullFlag(FF)willgoLOW,inhibitingfurtherwriteoperation,whenthe  
device is full. If no reads are performed after Reset (RS), the Full Flag (FF)  
willgoLOWafter256writesfortheIDT72V201,512writesfortheIDT72V211,  
1,024writesfortheIDT72V221,2,048writesfortheIDT72V231,4,096writes  
for the IDT72V241 and 8,192 writes for the IDT72V251.  
The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH  
transitionoftheWriteClock(WCLK).  
TheProgrammableAlmost-Fullflag(PAF)issynchronizedwithrespectto  
theLOW-to-HIGHtransitionoftheWriteClock(WCLK).  
PROGRAMMABLEALMOST-EMPTYFLAG(PAE)  
TheProgrammableAlmost-Emptyflag(PAE)willgoLOWwhentheread  
pointeris"n+1"locationslessthanthewritepointer. Theoffset"n"isdefined  
in the Empty Offset registers. If no reads are performed after Reset the  
Programmable Almost-Empty flag (PAE) will go HIGH after "n+1" for the  
IDT72V201/72V211/72V221/72V231/72V241/72V251.  
Ifthereisnoemptyoffsetspecified,theProgrammableAlmost-Emptyflag  
(PAE)willgoLOWatEmpty+7words.  
EMPTY FLAG (EF)  
TheEmptyFlag(EF)willgoLOW,inhibitingfurtherreadoperations,when  
thereadpointerisequaltothewritepointer,indicatingthedeviceisempty.  
The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH  
transitionoftheReadClock(RCLK).  
TheProgrammableAlmost-Emptyflag(PAE)issynchronizedwithrespect  
totheLOW-to-HIGHtransitionoftheReadClock(RCLK).  
PROGRAMMABLE ALMOST-FULL FLAG (PAF)  
The Programmable Almost-Full flag (PAF) will go LOW when the FIFO  
reachesthealmost-fullcondition.IfnoreadsareperformedafterReset(RS),  
theProgrammableAlmost-Fullflag(PAF)willgoLOWafter (256-m)writesfor  
the IDT72V201, (512-m) writes for the IDT72V211, (1,024-m) writes for the  
DATA OUTPUTS (Q0 - Q8)  
Dataoutputsfora9-bitwidedata.  
TABLE 1 — STATUS FLAGS  
NUMBER OF WORDS IN FIFO  
IDT72V201  
IDT72V211  
IDT72V221  
FF  
PAF  
PAE  
EF  
0
1 to n(1)  
0
0
H
H
H
H
L
H
H
H
L
L
L
L
H
H
H
H
1 to n(1)  
1ton(1)  
(n+1)to(256-(m+1))  
(256-m)(2)to255  
256  
(n+1)to(512-(m+1))  
(n+1)to(1,024-(m+1))  
H
H
H
(2)  
(2)  
(512-m) to511  
(1,024-m) to1,023  
512  
1,024  
L
NUMBER OF WORDS IN FIFO  
IDT72V231  
IDT72V241  
IDT72V251  
FF  
PAF  
PAE  
EF  
0
0
0
H
H
L
L
1ton(1)  
1ton(1)  
1ton(1)  
H
H
H
H
L
H
H
(n+1)to(2,048-(m+1))  
(n+1)to(4,096-(m+1))  
(n+1)to(8,192-(m+1))  
H
(2,048-m)(2)to2,047  
(4,096-m)(2) to4,095  
4,096  
(8,192-m)(2) to8,191  
8,192  
H
L
L
L
H
H
H
H
2,048  
NOTES:  
1. n = Empty Offset (n = 7 default value)  
2. m = Full Offset (m = 7 default value)  
7

与IDT72V251L10JI相关器件

型号 品牌 描述 获取价格 数据表
IDT72V251L10PF IDT 3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0

获取价格

IDT72V251L10PF8 IDT FIFO, 8KX9, 6.5ns, Synchronous, CMOS, PQFP32, PLASTIC, TQFP-32

获取价格

IDT72V251L10PFI IDT 3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0

获取价格

IDT72V251L15 IDT 3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0

获取价格

IDT72V251L15J IDT 3.3 VOLT CMOS SyncFIFO⑩ 256 x 9, 512 x 9, 1,0

获取价格

IDT72V251L15J8 IDT FIFO, 8KX9, 10ns, Synchronous, CMOS, PQCC32, PLASTIC, LCC-32

获取价格