5秒后页面跳转
捷配首页

Datasheet > IDT72T18125L39176BB
IDT72T18125L39176BB PDF预览

IDT72T18125L39176BB

更新时间： 2024-11-16 15:46:19
品牌 Logo 应用领域
艾迪悌 - IDT LTE先进先出芯片
页数 文件大小 规格书
55页 545K
描述
FIFO, 512KX18, 3.4ns, Synchronous, CMOS, PBGA240, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-240

阅读下载

中文翻译

获取价格

IDT72T18125L39176BB 技术参数

是否无铅： 含铅是否Rohs认证： 不符合
生命周期：Active零件包装代码：BGA
包装说明：BGA,针数：240
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.32.00.71风险等级：5.23
最长访问时间：3.4 ns其他特性：ALTERNATIVE MEMORY WIDTH 9; ASYNCHRONOUS OPERATION ALSO POSSIBLE
周期时间：4.44 nsJESD-30 代码：S-PBGA-B240
JESD-609代码：e0长度：19 mm
内存密度：9437184 bit内存宽度：18
湿度敏感等级：3功能数量：1
端子数量：240字数：524288 words
字数代码：512000工作模式：SYNCHRONOUS
最高工作温度：70 °C最低工作温度：
组织：512KX18可输出：YES
封装主体材料：PLASTIC/EPOXY封装代码：BGA
封装形状：SQUARE封装形式：GRID ARRAY
并行/串行：PARALLEL峰值回流温度（摄氏度）：225
认证状态：Not Qualified座面最大高度：1.97 mm
最大供电电压 (Vsup)：2.625 V最小供电电压 (Vsup)：2.375 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：CMOS温度等级：COMMERCIAL
端子面层：TIN LEAD端子形式：BALL
端子节距：1 mm端子位置：BOTTOM
处于峰值回流温度下的最长时间：20宽度：19 mm
Base Number Matches：1

IDT72T18125L39176BB 数据手册

 浏览型号IDT72T18125L39176BB的Datasheet PDF文件第2页浏览型号IDT72T18125L39176BB的Datasheet PDF文件第3页浏览型号IDT72T18125L39176BB的Datasheet PDF文件第4页浏览型号IDT72T18125L39176BB的Datasheet PDF文件第5页浏览型号IDT72T18125L39176BB的Datasheet PDF文件第6页浏览型号IDT72T18125L39176BB的Datasheet PDF文件第7页 
2.5 VOLT HIGH-SPEED TeraSync™ FIFO  
18-BIT/9-BITCONFIGURATIONS  
2,048 x 18/4,096 x 9, 4,096 x 18/8,192 x 9, 8,192 x 18/16,384 x 9,  
16,384 x 18/32,768 x 9, 32,768 x 18/65,536 x 9, 65,536 x 18/131,072 x 9,  
131,072 x 18/262,144 x 9, 262,144 x 18/524,288 x 9, 524,288 x 18/1,048,576 x 9  
IDT72T1845, IDT72T1855  
IDT72T1865, IDT72T1875  
IDT72T1885, IDT72T1895  
IDT72T18105, IDT72T18115  
IDT72T18125  
Empty and Almost-Full flags  
FEATURES:  
• Separate SCLK input for Serial programming of flag offsets  
• User selectable input and output port bus-sizing  
- x9 in to x9 out  
- x9 in to x18 out  
- x18 in to x9 out  
• Choose among the following memory organizations:  
IDT72T1845  
IDT72T1855  
IDT72T1865  
IDT72T1875  
IDT72T1885  
IDT72T1895  
IDT72T18105  
IDT72T18115  
IDT72T18125  
2,048 x 18/4,096 x 9  
4,096 x 18/8,192 x 9  
8,192 x 18/16,384 x 9  
16,384 x 18/32,768 x 9  
32,768 x 18/65,536 x 9  
65,536 x 18/131,072 x 9  
131,072 x 18/262,144 x 9  
262,144 x 18/524,288 x 9  
524,288 x 18/1,048,576 x 9  
- x18 in to x18 out  
• Big-Endian/Little-Endian user selectable byte representation  
• Auto power down minimizes standby power consumption  
• Master Reset clears entire FIFO  
• Partial Reset clears data, but retains programmable settings  
• Empty, Full and Half-Full flags signal FIFO status  
• Select IDT Standard timing (using EF and FF flags) or First Word  
Fall Through timing (using OR and IR flags)  
• Output enable puts data outputs into high impedance state  
• JTAG port, provided for Boundary Scan function  
• Available in 144-pin (13mm x 13mm) or 240-pin (19mm x 19mm)  
PlasticBallGridArray(PBGA)  
• Easily expandable in depth and width  
• Independent Read and Write Clocks (permit reading and writing  
simultaneously)  
• High-performance submicron CMOS technology  
• Industrial temperature range (–40°C to +85°C) is available  
• Up to 225 MHz Operation of Clocks  
• User selectable HSTL/LVTTL Input and/or Output  
• Read Enable & Read Clock Echo outputs aid high speed operation  
• User selectable Asynchronous read and/or write port timing  
• 2.5V LVTTL or 1.8V, 1.5V HSTL Port Selectable Input/Ouput voltage  
• 3.3V Input tolerant  
• Mark & Retransmit, resets read pointer to user marked position  
• Write Chip Select (WCS) input enables/disables Write operations  
• Read Chip Select (RCS) synchronous to RCLK  
• Programmable Almost-Empty and Almost-Full flags, each flag can  
default to one of eight preselected offsets  
• Program programmable flags by either serial or parallel means  
• Selectable synchronous/asynchronous timing modes for Almost-  
FUNCTIONALBLOCKDIAGRAM  
D0 -Dn (x18 or x9)  
LD SEN  
SCLK  
WEN  
WCLK/WR  
WCS  
INPUT REGISTER  
OFFSET REGISTER  
FF/IR  
PAF  
EF/OR  
PAE  
HF  
FWFT/SI  
PFM  
FSEL0  
FSEL1  
WRITE CONTROL  
LOGIC  
ASYW  
FLAG  
LOGIC  
RAM ARRAY  
2,048 x 18 or 4,096 x 9  
4,096 x 18 or 8,192 x 9  
WRITE POINTER  
8,192 x 18 or 16,384 x 9  
16,384 x 18 or 32,768 x 9  
32,768 x 18 or 65,536 x 9  
65,536 x 18 or 131,072 x 9  
131,072 x 18 or 262,144 x 9  
262,144 x 18 or 524,288 x 9  
524,288 x 18 or 1,048,576 x 9  
BE  
CONTROL  
LOGIC  
READ POINTER  
IP  
IW  
BUS  
CONFIGURATION  
OW  
RT  
READ  
CONTROL  
LOGIC  
MARK  
ASYR  
MRS  
PRS  
OUTPUT REGISTER  
RESET  
LOGIC  
TCK  
TRST  
TMS  
TDO  
JTAG CONTROL  
(BOUNDARY SCAN)  
RCLK/RD  
REN  
RCS  
TDI  
Vref  
WHSTL  
RHSTL  
SHSTL  
HSTL I/0  
CONTROL  
EREN  
OE  
5909 drw01  
Q0 -Qn (x18 or x9)  
ERCLK  
IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. TeraSync FIFO is a trademark of Integrated Device Technology, Inc.  
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES  
SEPTEMBER 2003  
1
2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.  
DSC-5909/17  
1234567...55

中文翻译

下载PDF

与IDT72T18125L39176BB相关器件

型号 品牌 获取价格 描述 数据表
IDT72T18125L39240BB IDT

获取价格

 		FIFO, 512KX18, 3.8ns, Synchronous, CMOS, PBGA240, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-240
IDT72T18125L4-4BB IDT

获取价格

 		2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T18125L4-4BBG IDT

获取价格

 		FIFO, 512KX18, 3.4ns, Synchronous, CMOS, PBGA240, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-240
IDT72T18125L4-4BBI IDT

获取价格

 		2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T18125L5BB IDT

获取价格

 		2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T18125L5BBG IDT

获取价格

 		FIFO, 512KX18, 3.6ns, Synchronous, CMOS, PBGA240, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-240
IDT72T18125L5BBGI IDT

获取价格

 		FIFO, 512KX18, 3.6ns, Synchronous, CMOS, PBGA240, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-240
IDT72T18125L5BBI IDT

获取价格

 		2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T18125L6-7BB IDT

获取价格

 		2.5 VOLT HIGH-SPEED TeraSync FIFO 18-BIT/9-BIT CONFIGURATIONS
IDT72T18125L6-7BBG IDT

获取价格

 		FIFO, 512KX18, 3.8ns, Synchronous, CMOS, PBGA240, 19 X 19 MM, 1 MM PITCH, PLASTIC, BGA-240

与IDT72T18125L39176BB相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证